Home Page " Zainalabein Navabi "                                                                                                                                                 

   Home Page

 

Home On-site Courses Broadcast Courses Full-term Courses Projects Student Projects Professional Activities Books Publication My other sites

                                                                                                                                                                                             

       CURRICULUM VITA

          Zainalabedin Navabi, Ph.D.

       Professor, Researcher, and EDA Consultant

        VHDL, Verilog, Digital System Design, Test, Simulation

 

      Zainalabedin Navabi 

      Electrical and Computer Engineering Department 
       409 Dana Building
         Northeastern University
        Boston, Massachusetts 02115
 

                                              

 
 BRIEFLY:

Zainalabedin Navabi, Ph.D. (navabi@ece.neu.edu) is professor of electrical and computer engineering at Northeastern University and the author of Verilog Digital System Design and both editions of VHDL: Analysis and Modeling of Digital Systems, all published by McGraw-Hill. Since 1981, Dr. Navabi has worked in the design, definition, and implementation of hardware description languages and the synthesis and testing of digital systems. He has developed and supervised the development of many HDL-related software packages and tools, and has directed projects in VLSI design, test synthesis, simulation, synthesis, and other aspects of digital system design automation.  In 1978 he developed an HDL simulator and in 1980 he developed an HDL synthesis tool synthesizing to sea-of-gates.  He has served as a consultant and a trainer for several EDA companies. He has trained and consulted several teams of engineers in charge of developing HDL-based tools and environments. Dr. Navabi is a member of ACM, IEEE, IEEE Computer Society, and is an active participant in the IEEE DASC committee that sets standards related to hardware description languages.
 
 
 
PERSONAL:
 
Born August 20, 1952, Tehran, Iran, Married, and two children.
 

EDUCATION:


1978 1981: Ph.D. in Electrical Engineering, University of Arizona, Tucson, Arizona 85721; Research: VLSI Design Automation Using A Hardware Programming Language; Minor: Computer Science.
1975 1978: M.S. in Electrical Engineering, University of Arizona, Tucson, Arizona 85721; Research: Digital System Simulation at the Register Transfer Level; Minor: Computer Science.
1971 1975: B.S. in Electrical Engineering, University of Texas, Austin, Texas 78712; Graduated With HIGHEST HONORS with Grade Point Average of 3.9.
 

PROFESSIONAL AFFILIATIONS:


Institute of Electrical and Electronic Engineers (IEEE); Senior Member
IEEE Computer Society
American Society of Engineering Education (ASEE)
Association of Computing Machinery (ACM)

HONORS:


Graduated with HIGHEST HONORS, University of Texas at Austin, May '75.
Motorola Merit Scholarship Award, October 1981

WORK EXPERIENCE:


8/92-present:
Adjunct Professor, Electrical and Computer Engineering Department, Northeastern University, Boston, Massachusetts, USA. Responsible for teaching HDL and digital systems courses and research in simulation algorithms, synthesis, and digital system test. Performs summer NTU courses, as well as several short non- credit HDL courses. Conducts research on HDL modeling for simulation and test.
 

8/91 - 8/92:
Associate Professor, Electrical and Computer Engineering Department, Northeastern University, Boston, Massachusetts, USA. Holding the ITC endowment Chair. Teaching Computer and Digital System, and VLSI Courses. Responsible for developing a new HDL based graduate course, and for bringing extensive use of CAD tools in the basic logic course. Courses taught include undergraduate computer engineering, VLSI design courses; and graduate digital system design with hardware description languages. Research in Hardware Description Languages, timing analysis, simulation, modeling, hardware synthesis, analysis of behavior of hardware, back annotation, and Silicon Compilation.

8/87 - 8/91:
Assistant Professor, Electrical and Computer Engineering Department, Northeastern University, Boston, Massachusetts, USA. Teaching Computer and Digital System, and VLSI Courses. Responsible for bringing extensive use of CAD tools in the basic logic course. Courses taught include undergraduate computer engineering, VLSI design courses; and graduate digital system design with hardware description languages. Research in Hardware Description Languages, timing analysis, simulation, hardware synthesis, analysis of behavior of hardware, and Silicon Compilation

8/86 - 8/87:
Visiting Assistant Professor, Electrical and Computer Engineering Department, University of Arizona, Tucson, AZ USA. Teaching Computer and Digital System Courses, including circuit theory, logic design and microprocessor, and digital circuit design. Research in VLSI Design Automation and Hardware description Languages.

8/83 - 8/86:
Assistant Professor, Electrical Engineering Department, Sharif University of Technology, Iran. Teaching circuit theory, microprocessor, logic design, and computer organization courses. Research in Hardware Description Languages and Hardware Compilation. Development of the Computer Engineering Curriculum and Graduate Study Program for the Computer and Electrical Engineering Department. Developed software for silicon compilation from AHPL.

1/82 - 6/83:
Visiting Assistant Professor, and Research Associate in the Electrical and Computer Engineering, University of Arizona, USA. Taught basic Electrical Engineering and CAD courses. Developed and taught a graduate course on the computer aided design of digital circuits. Research in Hardware Description Languages and VLSI Design Automation.

6/79 - 12/81:

Graduate Research Associate, University of Arizona.  Major research in Automation of VLSI Design.

9/78 - 9/79:

Graduate Teaching Associate, University of Arizona.  Assisted is teaching digital system courses.   System Programmer, Interactive Graphic Engineering Laboratory, Aerospace and Mechanical Engineering Department, University of Arizona. Duties included development of a digitizing program for digitizing two dimensional structures for finite element analysis, and Interface to Eclipse computer.


 

EXPERTISE:

Experienced in high level design, simulation and test of digital systems and design and utilization of related tools.Thorough understanding of digital system design, microprocessors, compiler design and language implementation, compiler compilers, data structures, operating systems, field programmable devices and related CAD tools, and custom and semi custom VLSI chip design and CAD tools. Have worked on Electrical and Computer Engineering curriculum of several universities and have developed graduate programs in this field.

                                                                                             Email: navabi @ece.neu.edu

                                                                   Residence: (508) 740-5623  Facsimile: (617) 373-8970 

                                                                    Messages: (617) 373-4159      Office: (617) 373-3034 

                                                                                                          Top