

3D Finite Difference Computation on GPUs with CUDA

Paulius Micikevicius, NVIDIA




Outline

- ➊ 3D stencil computation
- ➋ Access redundancy
 - ➌ Metric for predicting relative performance of implementations
 - ➌ (could be applied to any user-managed cache architecture)
- ➌ 3 Implementations:
 - ➍ Naïve
 - ➍ 2-pass
 - ➍ 1-pass
- ➌ Performance results
 - ➍ Single GPU
 - ➍ Multi-GPU


3D Finite Difference

- **25-point stencil (8th order in space)**
- Isotropic: 5 distinct coefficients
- For each output element's stencil we need:
 - 29 flops
 - 25 input values
- Some applications:
 - FD of the wave equation
(oil & gas exploration)



General Approach

- ➊ **Tile a 2D slice with 2D threadblocks**
 - ➌ Slice in the two fastest dimensions: x and y
- ➋ **Each thread iterates along the slowest dimension (z)**
 - ➌ Each thread is responsible for one element in every slice
 - ➌ Only one kernel launch
 - ➌ Also helps data reuse







Naive Implementation

- ➊ One thread per output element
- ➋ Fetch all data for every output element
 - ➌ Redundant: input is read **25** times
 - ➌ Required bandwidth = **25** reads, **1** write (**26x**)
- ➌ **Access Redundancy:**
 - ➌ Proposed metric for evaluating implementations
 - ➌ Number of memory accesses per output element
 - ➌ *Appropriate for user-managed-cache architectures*
- ➌ Optimization: share data among threads
 - ➌ Use shared memory for data needed by many threads
 - ➌ Use registers for data not shared among threads



3D Subdomain in Shared Memory






Using Shared Memory: First Take

- ➊ **Read a 3D subdomain from gmem into smem**
 - ➌ Compute from smem
- ➋ **Limited by amount of smem (16KB)**
 - ➌ Need 4-element halos in each direction:
 - ➌ $(\text{dimx}+8) \times (\text{dimy}+8) \times (\text{dimz}+8)$ storage for $\text{dimx} \times \text{dimy} \times \text{dimz}$ subdomain
 - ➌ dimx should be multiple of **16** for max bandwidth (coalescing)
 - ➌ What would fit (4-byte elements):
 - ➌ $24 \times 14 \times 12$ storage ($16 \times 6 \times 4$ subdomain)
 - ➌ Only **9.5%** of storage is not halo (could be improved to **20%**)
- ➌ **Requires bandwidth for **5.8x** data size**
 - ➌ **4.83x** read, 1 write
 - ➌ Better than **26x** but still redundant

Using Shared Memory: Second Take



- ➊ **3D FD done with 2 passes:**
 - ➌ 2D-pass (2DFD)
 - ➌ 1D-pass (1DFD and output of 2D-pass)
- ➋ **SMEM is sufficient for 2D subdomains**
 - ➌ Square tiles require the smallest halos
 - ➌ Up to **64x64** storage (**56x56** subdomain)
 - ➌ **76.5%** of storage is not halo
- ➌ **Volume accesses:**
 - ➌ Read/write for both passes
 - ➌ 2D-pass reads original, halo, and 1D-pass output
 - ➌ **16x16** subdomain tiles: **6.00** times
 - ➌ **32x32** subdomain tiles: **5.50** times
 - ➌ **56x56** subdomain tiles: **5.29** times






Using Shared Memory: Third Take

- ➊ **Combine the 2D and 1D passes**
 - ➌ 1D pass needs no SMEM: keep data in registers


Input Reuse within a 2x2 Threadblock



- Store the xy-slice in SMEM
- Each thread keeps its 8 z-elements in registers
 - 4 “infront”, 4 “behind”

Using Shared Memory: Third Take

- ➊ **Combine the 2D and 1D passes**
 - ➊ 1D pass needs no SMEM: keep data in registers
- ➋ **16x16 2D subdomains in shared memory**
 - ➊ 16x16 threadblocks
 - ➋ 24x24 SMEM storage (**2.25KB**) per threadblock
 - ➊ 44% of storage is not halo
 - ➋ Volume is accessed **3** times (**2** reads, **1** write)
 - **2** reads due to halo





Using Shared Memory: Third Take

- ➊ **Combine the 2D and 1D passes**
 - ➌ 1D pass needs no SMEM: keep data in registers
- ➋ **16x16 2D subdomains**
 - ➌ 16x16 threadblocks
 - ➌ 24x24 SMEM storage (**2.25KB**) per threadblock
 - ➌ 44% of storage is not halo
 - ➌ Volume is accessed **3** times (**2** reads, **1** write)
- ➌ **32x32 2D subdomains**
 - ➌ 32x16 threadblocks
 - ➌ 40x40 SMEM storage (**6.25KB**) per threadblock
 - ➌ 64% of storage is not halo
 - ➌ Volume is accessed **2.5** times (**1.5** reads, **1** write)

Inner Loop of 16x16-tile stencil kernel



```
// ----- advance the slice (move the thread-front) -----
behind4 = behind3;
behind3 = behind2;
behind2 = behind1;
behind1 = current;
current = infront1;
infront1 = infront2;
infront2 = infront3;
infront3 = infront4;
infront4 = g_input[in_idx];

in_idx += stride;
out_idx += stride;
__syncthreads();

// ----- update the data slice in smem -----
if( threadIdx.y<radius ) // top and bottom halo
{
    s_data[threadIdx.y][tx] = g_input[out_idx - radius * dimx];
    s_data[threadIdx.y+16+radius][tx] = g_input[out_idx + 16 * dimx];
}
if( threadIdx.x<radius ) // left and right halo
{
    s_data[ty][threadIdx.x] = g_input[out_idx - radius];
    s_data[ty][threadIdx.x+16+radius] = g_input[out_idx + 16];
}
s_data[ty][tx] = current; // 16x16 "internal" data
__syncthreads();

// compute the output value -----
float div = c_coeff[0] * current;
div += c_coeff[1] * ( infront1 + behind1 + s_data[ty-1][tx]+ s_data[ty+1][tx]+ s_data[ty][tx-1]+ s_data[ty][tx+1] );
div += c_coeff[2] * ( infront2 + behind2 + s_data[ty-2][tx]+ s_data[ty+2][tx]+ s_data[ty][tx-2]+ s_data[ty][tx+2] );
div += c_coeff[3] * ( infront3 + behind3 + s_data[ty-3][tx]+ s_data[ty+3][tx]+ s_data[ty][tx-3]+ s_data[ty][tx+3] );
div += c_coeff[4] * ( infront4 + behind4 + s_data[ty-4][tx]+ s_data[ty+4][tx]+ s_data[ty][tx-4]+ s_data[ty][tx+4] );
g_output[out_idx] = div;
```

Inner Loop of 16x16-tile FD kernel



// ----- advance the slice (move the thread-front) -----

```
behind4 = behind3;
behind3 = behind2;
behind2 = behind1;
behind1 = current;
current = infront1;
infront1 = infront2;
infront2 = infront3;
infront3 = infront4;
infront4 = g_input[in_idx];

in_idx += stride;
out_idx += stride;
__syncthreads();
```

// ----- update the data slice in smem -----

```
if( threadIdx.y<radius ) // top and bottom halo
{
    s_data[threadIdx.y][tx] = g_input[out_idx - radius * dimx];
    s_data[threadIdx.y+16+radius][tx] = g_input[out_idx + 16 * dimx];
}
if( threadIdx.x<radius ) // left and right halo
{
    s_data[ty][threadIdx.x] = g_input[out_idx - radius];
    s_data[ty][threadIdx.x+16+radius] = g_input[out_idx + 16];
}
s_data[ty][tx] = current; // 16x16 "internal" data
__syncthreads();
```

// compute the output value -----

```
float temp = 2.f * current - g_next[out_idx];
float div = c_coeff[0] * current;
div += c_coeff[1] * ( infront1 + behind1 + s_data[ty-1][tx]+ s_data[ty+1][tx]+ s_data[ty][tx-1]+ s_data[ty][tx+1] );
div += c_coeff[2] * ( infront2 + behind2 + s_data[ty-2][tx]+ s_data[ty+2][tx]+ s_data[ty][tx-2]+ s_data[ty][tx+2] );
div += c_coeff[3] * ( infront3 + behind3 + s_data[ty-3][tx]+ s_data[ty+3][tx]+ s_data[ty][tx-3]+ s_data[ty][tx+3] );
div += c_coeff[4] * ( infront4 + behind4 + s_data[ty-4][tx]+ s_data[ty+4][tx]+ s_data[ty][tx-4]+ s_data[ty][tx+4] );
g_output[out_idx] = temp + div * g_vsq[out_idx];
```

2 more GMEM reads

4 more FLOPS

Per output element:

- 33 FLOPS
- 5 GMEM accesses (32bit)



Redundancy and Performance: Various kernels for 25-stencil

Dimensions	Naïve	2-pass 32x32	1-pass 16x16	1-pass 32x32
Redundancy	26x	5.5x	3.0x	2.5x
480 × 480 × 400	614	3,148	4,774	4,029
544 × 544 × 400	597	3,162	4,731	4,132
640 × 640 × 400	565	3,031	4,802	3,993
800 × 800 × 400	492	3,145	3,611	4,225



Redundancy and Performance: Various kernels for 25-stencil

Dimensions	Naïve	2-pass 32x32	1-pass 16x16	1-pass* 16x16	1-pass 32x32
Redundancy	26x	5.5x	3.0x	3.0x	2.5x
480 × 480 × 400	614	3,148	4,774	3,930	4,029
544 × 544 × 400	597	3,162	4,731	3,822	4,132
640 × 640 × 400	565	3,031	4,802	3,776	3,993
800 × 800 × 400	492	3,145	3,611	3,603	4,225



1-pass: 16x16 vs 32x32 tile

- 16x16 tile code runs 1.5x threads per SM than 32x32
- 1-pass* 16x16 version forced the same number of threads



Single-Pass 3D Finite Difference Performance in MPoints/s (8th order in space, 2nd order in time)

Data Dimensions	16×16 Tiles	32×32 Tiles
480 × 480 × 400	3,077.8	3,081.7
544 × 544 × 544	2,797.9	3,181.2
640 × 640 × 640	2,558.5	3,106.4
800 × 800 × 400	2,459.0	3,256.9

Read: 25-point stencil, *velocity*, and *previous time step* value
(forward solve of the RTM, though boundary conditions are ignored)




Measured on: Tesla C1060, CUDA 2.0 driver/toolkit

Multi-GPU Approach (8th order in space)





Test with 2 GPUs:

- Split the data volume between 2 GPUs
- Split along the slowest-varying dimension
- Each GPU gets $(\text{dimz}+4)$ slices





Every Time Step

Phase 1



Phase 2



Streams and async memcopies are used to overlap computation and communication in Phase 2

Stencil-only 2-GPU Communication Code



```
for(int i=0; i<num_time_steps; i++)
{
    launch_kernel( d_output+offset1, d_input+offset1, dimx,dimy,12, stream1);

    launch_kernel( d_output+offset2, d_input+offset2, dimx,dimy,dimz, stream2 );
    cudaMemcpyAsync( h_ghost_own, d_ghost_own, num_ghost_bytes, cudaMemcpyDeviceToHost, stream1 );
    cudaStreamSynchronize( stream1 );
    MPI_Sendrecv( h_ghost_own,    num_ghost_elmnts, MPI_REAL, partner, i,
                  h_ghost_partner, num_ghost_elmnts, MPI_REAL, partner, i,
                  MPI_COMM_WORLD, &status );
    cudaMemcpyAsync( d_ghost_partner, h_ghost_partner, num_ghost_bytes, cudaMemcpyHostToDevice, stream1 );

    cudaThreadSynchronize();
}
```



Performance Scaling with 2 GPUs

16x16 Tile Finite Difference Kernel

Data Dimensions	Scaling
$480 \times 480 \times 200$	1.51
$480 \times 480 \times 300$	1.93
$480 \times 480 \times 400$	2.04
$544 \times 544 \times 544$	2.02
$640 \times 640 \times 640$	2.26
$800 \times 800 \times 400$	2.04

Using 2 GPUs (half of Tesla S1070)



3DFD Scaling with Multiple GPUs

(8th order in space, 2nd order in space)

Data Dimensions	1 GPU	2 GPUs	4 GPUs
480 × 480 × 800	1.00	1.99	3.90
480 × 480 × 1200	1.00	2.00	4.05
640 × 640 × 640	1.00	2.17	3.62

Each GPU communicates with 2 neighbors:
twice the communication cost

Using 2 Tesla S1070s (connected to 4 CPU nodes)

Questions?





Two-Pass Stencil-Only Performance

- ➊ **Hardware: Tesla C1060 (4GB, 240 SPs)**
- ➋ **2D-pass (32x32 tile):**
 - ➌ 544x512x200: 5,811 Mpoints/s
 - ➌ 800x800x800: 5,981 Mpoints/s
- ➌ **1D-pass (3 gmem accesses / point):**
 - ➌ 544x512x200: 6,547 Mpoints/s
 - ➌ 800x800x800: 6,307 Mpoints/s
- ➌ **Combined:**
 - ➌ 544x512x200: 3,075 Mpoints/s
 - ➌ 800x800x800: 3,071 Mpoints/s