

# SRAM Word-oriented Redundancy Methodology Using Built In Self-Repair

Jihyun Lee

Department of Electrical and  
Computer Engineering  
Northeastern University  
Boston MA, USA 02115  
Email: jlee@ece.neu.edu

Young Jun Lee

Department of Electrical and  
Computer Engineering  
Northeastern University  
Boston MA, USA 02115  
Email: yjlee@ece.neu.edu

Yong Bin Kim

Department of Electrical and  
Computer Engineering  
Northeastern University  
Boston MA, USA 02115  
Email: ybk@ece.neu.edu

**Abstract**—In this paper, a word-oriented Built In Self-Repair (BISR) technique for SRAM bank is presented. All the repairs using BISR circuit are done during the reset period, and the process of referencing to the faulty line and its redundancy address are not required during the normal operation. The access time penalty is negligible and additional power consumption due to BISR circuit is kept minimum since it operates only during the reset time. Flexibility of this design technique allows to repair more numbers of faulty lines than conventional approaches with less area overhead.

## I. INTRODUCTION

Embedded memories gets higher in density as the technology moves toward deep submicron. Due to its high density, memory is more prone to faults. Even though chips are rejected in test, they still have high percentage of usable area. Those partial defects cause higher costs and lower yield. In order to circumvent this problem, many researchers proposed redundancy methodology replacing bad rows or columns with spare ones. Yield of embedded memories can be significantly enhanced using redundancy technique.

Conventionally, defective lines are replaced with redundant lines by switching between decoders [2], [1]. Access time penalty is inevitable in this method, which is not desirable for high-speed SRAMs. A parallel word access redundancy architecture was proposed in [3] with no access time penalty, but at expense of twice power consumption.

More recent approaches use BISR concepts [7], [5], [4], [6]. In [4], faulty address and its data are stored in the redundancy logic instead of using redundant rows or columns. A parallel access to the memory and the redundancy logic were proposed. This structure requires address comparison in BISR, causing extra power during the normal operation. In [6], BISR circuit requires fail address memory (consists of CAM) and a spare memory. This method also compares input addresses with stored addresses during normal operation increasing power consumption. Furthermore, it requires special memory CAM.

Another approach is to use soft fuse as a redirection device, employing interleaved shift register to program soft fuses. However, there is limitation on the fault line that can be repaired. Due to interleaved shift register, this scheme can fix only one bridge between rows, or a single defect in the

odd address space and a single defect in the even address space. This method cannot repair two independent defects in the even(or odd) address space.

In this paper, BISR circuit which operates only during the chip reset is proposed. Therefore, no extra power due to BISR is consumed during normal operation. The proposed scheme uses redundancy rows, which does not require extra effort to design spare memory elements. Address comparison with faulty address is not required, because all the necessary repair is done during chip reset. Repair information is stored in the shift register cells, and the redirection of damaged line is designed such that access time penalty is negligible. This design technique repairs more number of faulty lines than conventional approaches by extending redundancy lines and BISR circuit with reasonable area overhead. There is no restriction on address space that can be repaired due to flexibility of its design scheme. The proposed method also improves external testability by providing serial input and output interface while minimizing pin count.

In Section II, word-oriented redundancy scheme with BISR concept is described. Repair information is generated from the Fuse Farm, and it is explained in Section III. Correct operation of BISR circuit is verified using verilog simulation in Section IV, followed by conclusion in Section V.

## II. ROW REDUNDANCY SCHEME

The proposed row redundancy Built In Self-Repair (BISR) scheme is composed of three parts. First component is soft fuse, which is introduced as redirection devices in case defective word line is found. Second, shift register is employed to program soft fuses to skip defective row and use the next available word line instead. By implementing redirection to the next available word line address, wire interconnect delay is minimized. Therefore, this scheme reduces SRAM access time penalty significantly comparing to the case of redirecting to the redundant rows. Any desired number of repairs are possible with this methodology by simply expanding the number of redundant rows, soft fuses, and shift register. Third, keeper circuit is used to force the damaged word line to remain at  $V_{ss}$ . In the following subsections II-A and II-B, detailed methods to implement row redundancy scheme are presented.






Fig. 4. Shift Register Cell ( $L$ ) and Clocking Scheme

non-overlapping clock ( $\phi_1$  and  $\phi_2$ ) must be used to prevent race problem. The shift registers do not need to run at high speed because programming of soft fuses and keepers are done during the chip reset. Therefore, special low frequency 2 Phase Clock Generator is used for safe operation of this Built In Self-Repair redundancy scheme. A *Test* signal for the clock generator must be active during chip reset, and during the reset period only. Clocking must stop with *Done* signal which becomes active after all the programming is done.

MUX(B) and MUX(C) provide external access to the shift registers  $SFSR$  and  $KSR$ . This allows programming directly with serial test signals. Also, shift registers have an external interface output to allow testing of the fuse programming circuits by scanning out the programmed values.

### III. FUSE FARM

Fuse farm generates bitstreams (*match*) which are used to program shift registers. Fuse farm consists of Hard Fuse circuits ( $HFCKT$ ), Hard Fuse shift register ( $HFSR$ ), and Bitstream Generator. To read in several defective word line addresses from  $HF$ , counter ( $HFC$ ) and MUX are used as shown in Figure 5. When a *match* is found (low signal)  $HFC$  choose next defective address in  $HFCKT$  using MUX. Therefore,  $HFCKT$  must be arranged in increasing order in address.

#### A. Hard Fuse Circuit and Hard Fuse Shift Register

Hard fuse circuit ( $HFCKT$ ) consists of hard fuses that store the topological address of defective rows. Each hard fuses contain binary number by blowing the correct hard fuses with laser vaporization technique. For the example previously illustrated, up to three  $HFCKT$  (three defective addresses) can be handled with three redundancy rows.

Figure 6 shows bit slice of the fuse farm. Low *sample* signal allows address information from  $HFCKT$  to be read in. Clock for the  $HFSR$  (denoted as  $hfsr\_clk$ ) must remain low in this case because  $HFSR$  is for the external test purpose only. If *sample* is high,  $X$  and  $Y$  node become high impedance state, which allows external test using  $HFSR$ .




Fig. 5. Fuse Farm




Fig. 6. Bit Slice of the Fuse Farm

Serial input to the  $HFSR$  is needed to save pin count. Clocking scheme explained in Section II-B also is applied to the  $hfsr\_clk$ .

#### B. Bitstream Generator

Bitstream Generator consists of Comparator, Incrementer, and OR gate. The incrementer runs through all the possible address values. The incrementer outputs are compared with the  $HFCKT$  address. Address comparison is performed in bitslice as shown in Figure 6. If the bit address information is matched, comparator output is low (high if not matched). Outputs of bitsliced comparator are combined through the OR gate and produce *match* signal. *Match* is low if damaged address is found, and is high otherwise. Streams of *match* signal are repair information to program  $SFSR$  and  $KSR$ .

### IV. SIMULATION RESULT

Figure 7 shows the BISR circuit interface with SRAM bank. Functionality of BISR circuit is verified using Verilog simulation, and circuit is verified using HSPICE with  $0.18 \mu m$  CMOS technology using 3V power supply. Test condition for the worst case process/design corner is 2.7V at  $110^\circ C$ .

Figure 8 shows the simulation results of shift registers and peripheral circuitry. The  $sh\_reg\_out$  signal is 3 clock delayed

