

# Ultra-Low Voltage VCO Design Using Schmitt Trigger on SOI

**Kyung Ki Kim**

Department of Electrical and  
Computer Engineering  
Northeastern University  
Boston, U.S.A  
kkkim@ece.neu.edu

**Yong-Bin Kim**

Department of Electrical and  
Computer Engineering  
Northeastern University  
Boston, U.S.A  
ybk@ece.neu.edu

**Young Jun Lee**

NextChip Corp.  
Seoul, Korea  
yjlee@nextchip.com

**Abstract** - This paper presents a novel voltage-controlled-oscillator(VCO) on partially depleted  $0.15\mu\text{m}$  Silicon-On-Insulator(PD-SOI) CMOS. The VCO shows phase noise from  $-79.98\text{ dBc/Hz}$  to  $-90.76\text{ dBc/Hz}$  at  $600\text{ KHz}$  offset for various control voltages. The VCO consists of a novel Schmitt trigger and an ultra low voltage current source on PD-SOI with low temperature and supply voltage dependencies. The simulation results show that the proposed VCO on PD-SOI generates constant output amplitudes and good linearity between the control input voltage and the output frequency with less than  $63\mu\text{W}$  power consumption at  $0.7\text{V}$  power supply.

**Keywords:** Silicon-On-Insulator (SOI), Voltage Controlled Oscillator (VCO), Schmitt Trigger Circuit

## 1 Introduction

Voltage Controlled Oscillator (VCO) is a ubiquitous analog component in system-on-chip (SOC) system and falls into two main categories: the ring oscillator and the LC oscillator. Modern VCO circuit demands small size, low-power and high performance. Ring oscillator based VCO is widely used due to a relatively small area and robustness over process and temperature variations. However, the scaling of the circuit in dimensions and low supply voltage limit the signal amplitude, which in turn limits the signal-to-noise ratio and degrades system performance.


Especially, this is true for VCO in SOC systems of which high carrier power is necessary to lower the phase noise. Thus, new technologies and design techniques for analog and mixed-signal integrated circuits are critical to satisfy all the requirements. SOI CMOS is one of the new technologies and has been introduced as a low power solution and high performance with features, such as high current driving capability, low supply voltage, high current gain, and etc. Owing to small parasitic capacitance at the source/drain, SOI CMOS technology is suitable to integrate high frequency VCO [1]. Some works on LC oscillator based VCOs on SOI CMOS [2][3] and ring

oscillator based VCOs on SOI CMOS [4][5] have been reported. However, VCO with ultra low voltage less than  $0.7\text{V}$  has not been developed. This paper proposes a novel VCO circuits using Schmitt trigger on SOI to satisfy ultra low voltage features.

The paper is organized as follows. Section 2 reviews the basic concepts related to PD-SOI and DTMOS. In Section 3, a novel VCO consisting of voltage reference, current source, and the Schmitt trigger circuit is shown. Section 4 presents experiment results followed by conclusion in Section 5.

## 2 SOI Transistor

SOI transistor is known as a substitute for conventional silicon technology. The disadvantage of PD-SOI CMOS is the instability, such as hysteresis due to floating body, and self-heating effect. In order to reduce this disadvantage, several techniques for body-contact have been developed [1]. Among them, DTMOS results in a higher current drive than that of bulk CMOS. It gives a higher operating speed at very low voltage with little history effect [6]. The typical DTMOS is made by connecting the MOSFET gate to its floating body or the MOSFET drain to its floating body as shown in Figure 1 (a), and (b).



(a) Gate to Body connection (b) Drain to Body connection

Figure 1. SOI Dynamic Threshold MOS (DTMOS) Configurations

DTMOS on SOI limits the power supply voltage to below  $0.7\text{V}$ . The low-voltage operation saves the power



To increase the output resistance and bias all the MOSFET in the saturation region except MN8, the cascode current source is used as shown in Figure 3. In the cascode voltage reference, in order to generate proper  $V_b$ , the gates of MN1 and MN2 are connected.

If the size of MN1 is greater than that of MN2,  $V_b$  is given by

$$V_b = V_{gs(MP7)} + V_{gs(MN2)} - V_{th(MN1)} \quad (4)$$

where MP7 should be PMOS in order to get higher threshold voltage than that of NMOS.

Finally, a constant  $I_5$  is generated by the current source described above.

### 3.2 Schmitt Trigger Circuit

Schmitt trigger circuits are widely used for waveform shaping under noisy conditions in SOC systems. Better noise margin and noise stable operation are offered by the hysteresis of a Schmitt trigger circuits. Figure 4(a) shows the traditional Schmitt trigger circuit. The switching voltage  $V_L$  and  $V_H$  shown in Figure 4(b) are decided by the ratio of each MOSFET, which can be applied to PD-SOI implementation [5]. In [5], body-contact methods are used to remove floating-body induced hysteresis that causes uncertainty in switching time.

Figure 4(c) shows the proposed Schmitt trigger circuit, where DTMOS technique is used to reduce operational voltage and threshold voltage, and also Multi-Threshold CMOS (MTCMOS) with virtual  $V_{DD}$  and Ground node is used to make different switching threshold voltage ( $V_{stv}$ ) in DC Voltage Transfer Characteristics (VTC). Equation (5) presents the basic equation to determine the inverter switching threshold voltage in saturation region.

$$I_D = \frac{\beta_n}{2} (V_{stv} - V_m)^2 = \frac{\beta_p}{2} (V_{DD} - V_{stv} - |V_{tp}|)^2 \quad (5)$$


where  $I_D$  is the drain current,  $V_{stv}$  is the switching threshold voltage,  $V_{DD}$  is input voltage, and  $\beta_p$  and  $\beta_n$  are trans-conductance parameters of nMOSFET and pMOSFET, respectively.

The key point of the proposed circuits is to change the  $V_{DD}$  in each rising and falling transition of output to make different  $V_{stv}$  in the transitions. It assumes that logic Low is entered to Input initially, and then the Input is changed to logic High. The Output1 is decided by the voltage of both the  $V_x$  and  $V_y$  node to be set by output2 voltage value. The  $V_{stv}$  is also decided by the  $V_x$  and  $V_y$ , and from equation (5) it is given by

$$I_D = \frac{\beta_n}{2} (V_{stv} - V_y - V_m)^2 = \frac{\beta_p}{2} (V_x - V_{stv} - |V_{tp}|)^2 \quad (6)$$

$$V_{stv} = \frac{1}{1 + \sqrt{\frac{\beta_n}{\beta_p}}} \left( \sqrt{\frac{\beta_n}{\beta_p}} \cdot V_y + V_x - |V_{tp}| + \sqrt{\frac{\beta_n}{\beta_p}} \cdot V_m \right) \quad (7)$$

where  $V_x$  is the virtual  $V_{DD}$ , and  $V_y$  is the virtual ground.



(a) Traditional implementation (b) Transfer characteristics



(c) Proposed circuit

Figure 4. Schmitt Trigger Circuit

The same equations are used to decide the  $V_{stv}$  in case of High-to-Low transition of input that has a different  $V_{stv}$  value from the High-to-Low transition due to the different  $V_x$  and  $V_y$ . In the proposed circuit, all the MOSFETs are implemented using SOI DTMOS technique. It induces low-threshold voltage in ON state and high-threshold voltage in OFF state, which increases the speed of the circuit and decrease the leakage current of the circuit.

## 4 Experimental Results

The circuit is designed using Hspice in a  $0.15\mu m$  BSIMSOI3.2 technology. Correct operation of this circuit is verified through simulation. The proposed VCO operates from 40 MHz to 725 MHz at 0.7V supply voltage. Figure 5 presents transfer characteristics of the proposed Schmitt Trigger circuit. In the transfer characteristics, a good hysteresis of the Schmitt trigger is demonstrated.

When the temperature is changed from  $-25^\circ C$  to  $50^\circ C$ , the variation is within 8%. The linear relationship between the frequency and control voltage is shown in Figure 6. As the control voltage increases from 0V to 0.7V, the current increases almost linearly. The VCO gain is  $0.48MHz/1mV$ , and the center frequency is 450MHz.




Figure 5. Transfer characteristics of the proposed Schmitt Trigger circuit




Figure 6. Frequency vs. Control voltage of the proposed VCO

10% supply voltage change causes only 9.3% frequency change ( $\pm 21\text{MHz}$  from the center frequency). Finally, the average power is below  $63\mu\text{W}$  at  $0.7\text{V}$  power supply.

The proposed VCO performance is compared with previously published ring oscillator based VCOs as shown in Table I. It is presented that the new VCO reduces power dissipation significantly while providing other comparable VCO performance.

Table I: Comparison of different ring VCOs

Ref	Center Freq. (MHz)	Tech ( $\mu\text{m}$ )	VDD (V)	Phase Noise at 600 KHz Offset	Power (mW)
[8]	430	0.50	1.2	-80.3(dBc/Hz)	0.24
[9]	447	0.25	2.5	-99(dBc/Hz)	10
[10]	412	0.60	3.3	-85.9(dBc/Hz)	5.3
[11]	900	0.50	2.5	-105.1(dBc/Hz)	15.5
[12]	432	0.50 SOI	1.5	-93.5(dBc/Hz)	5.9
This Work	450	0.15 SOI	0.7	-79.98 to -90.76 (dBc/Hz)	< 0.06

## 5 Conclusions

A new ultra-low voltage VCO using a novel Schmitt trigger is proposed and simulated. The proposed VCO is composed of the Schmitt trigger and a novel current source controlled by bias voltage. By using SOI DTMOS methodology, the circuits operate under  $0.7\text{V}$  power supply voltage ( $0.5\sim 0.7\text{V}$ ). Especially, the proposed VCO provides a very low temperature variation, and the VCO

consumes much less power comparing with other published research results. Finally, the VCO demonstrates good frequency linearity with the control voltage.

This paper shows the efficiency of dynamic threshold MOS in both analog circuits and digital circuits, which is an essential device in reducing supply voltage.

## References

- [1] James B. Kuo, et al., "Low-Voltage SOI CMOS VLSI Devices and Circuits", John Wiley&Sons, 2001.
- [2] Neric Fong, et al., "A Low-Voltage 40GHz Complementary VCO with 15% Frequency Tuning Range in SOI CMOS Technology", IEEE Journal of Solid-State Circuits, Vol. 39, No. 5, May 2004.
- [3] B. Parvais, et. al., "Small-and Large-Signal RF Characterization of Fully-Depleted Accumulation mode Varactors for Low-Voltage LC-VCO SOI Design", SOI Conference 2004, pp.168-170, 4-7 OCT. 2004.
- [4] Ru Huang, et al., "A High-Performance Current Mirror Using SOI Gate Controlled Hybrid Transistor (GCHT)", IEEE SOI conference, pp.97-98, Oct. 1998.
- [5] Jente B. Kuang, et al., "Restoration of Controllable Hysteresis in Partially Depleted SOI CMOS Schmitt Trigger Circuit", IEEE Trans on Circuits and Systems II, Vol.51, No.7, July 2004 .
- [6] Fariborz Assaderaghi, et al., "Dynamic Threshold-Voltage MOSFET(DTMOS) for Ultra-Low Voltage VLSI", IEEE Trans. on Electron Devices, pp.414-422, March 1997.
- [7] Ashraf A. Osman, et al., "Zero-Temperature-Coefficient Biasing Point of Partially Depleted SOI MOSFET's" IEEE Transactions on Electron Devices, Vol. 42, No. 9. Sep.1995.
- [8] T. Melly et al., "A 1.3 V Low-Power 430MHz Front-End using a Standard Digital CMOS Process", IEEE CICC, pp. 503-506, 1998.
- [9] Ali Hajimiri, et al., "Jitter and Phase Noise in Ring Oscillators", IEEE JSSC, Vol34, NO.6, pp. 790-804, 1999.
- [10] T.C Weigandt, Ph.D. Thesis, UC Berkeley, 1998.
- [11] William Shing, et al., "A 900MHz CMOS Low Phase Noise Voltage controlled Ring Oscillator", IEEE Trans. On Circuits and System II, pp.216-221, 2001.
- [12] D. Levacq, et al., "Potential of SOI intrinsic MOSFETs for ring VCO design", SOI Conference, pp17-18, 2003.