

1
3
2

4 **Guest Editorial**

5 **Cristiana Bolchini · Yong-Bin Kim**

6 Received: 11 July 2008 / Accepted: 16 January 2009
7 © Springer Science + Business Media, LLC 2009

8
9 Advances in semiconductor technology allow much higher
10 performance levels on a single chip. At the same time, the
11 ever-shrinking device dimensions and voltages have given
12 rise to increased problems of faults and defects. Further-
13 more, nanotechnology is emerging as an alternative, as
14 lithography-based silicon VLSI technology is expected to
15 hit its limit. However, imperfections in the fabrication
16 process along with on-chip temperature and voltage
17 variations result in yield-reducing defects and faults, whose
18 density and severity grow significantly with the size and
19 density of the chip. Therefore, a new paradigm for the
20 development and use of defect and fault tolerant techniques
21 at the design phase is required to complement existing
22 efforts at the manufacturing phase. Novel techniques to
23 address the emerging challenges and issues in the new
24 VLSI technology era are introduced in this special issue,
25 containing nine selected papers, whose preliminary versions
26 were presented at the 22nd IEEE Defect and Fault
27 Tolerance Symposium in 2007.

28 The nine papers of this special issue are classified into
29 three categories, which are emerging technology, testability/
30 test vector, and modeling.

The emerging technology category opens with a paper 31
by M. Fukushi et al. that proposes and evaluates an efficient 32
defect isolation framework motivated by the need to 33
achieve scalability for extremely large scale DNA self- 34
assembled networks. The second paper by M. Hashempour 35
et al. investigates the characterization of the intentionally 36
induced puncture on an erroneous DNA tile site in the 37
grown DNA crystal as part of a healing process. The third 38
paper, presented by X. Ma et al., investigates QCA 39
(Quantum-Dot Cellular Automata) for testable implementa- 40
tions of reversible logic in array systems. The method makes 41
fault masking possible in the presence of multiple faults. The 42
last paper, by F. Karim et al., deals with the effects of 43
random shift clocks and presents a model to evaluate errors 44
in QCA. 45

There are three papers related to testability and test 46
vector issues. The first paper, by W. K. Al-Assadi and S. 47
Kakarla proposes new DFT techniques for Asynchronous 48
NULL Convention Logic (NCL) to enhance the control- 49
lability and observability with acceptable gate overhead 50
using an existing commercial DFT tool. The second paper 51
by M. Favalli and M. Dalpasso analyzes the problem of 52
bridging fault detection in the presence of parameter 53
fluctuation and proposes a method to find the minimal 54
set of test vectors to tackle bridge faults at low frequency. 55
The last paper in this category is by K. Namba et al. They 56
present a non-intrusive test compression algorithm for IP 57
core testing using reconfigurable networks, fixing-flipping 58
coding, and fixing-shifting-flipping coding. 59

Finally, there are two papers in the modeling category. 60
The first paper by M. Valderas et al. presents a quantized 61
delay model to capture delays of a circuit under test in an 62
FPGA. This new approach builds an FPGA based Single 63
Event Transient (SET) emulator. The last paper in this 64
category is authored by R. Ghaida and P. Zarkesh-Ha. They 65

Q1

C. Bolchini (✉)
Dipartimento di Elettronica e Informazione,
Politecnico di Milano,
P.zza L. da Vinci,
32 Milan, Italy
e-mail: bolchini@elet.polimi.it

Q1

Y.-B. Kim
Department of Electrical and Computer Engineering,
Northeastern University,
360 Huntington Avenue,
Boston, MA 02115-5000, USA
e-mail: ybk@ece.neu.edu

66 propose and test a layout sensitivity model to estimate
 67 electro-migration vulnerable narrow interconnects, focusing
 68 on a stochastic method of critical area analysis that consists
 69 of the modeling of the layout sensitivity to defects, defined
 70 as the ratio of critical areas to the overall layout area.

71
 72 **Acknowledgment** The guest editors would like to take this
 73 opportunity to thank Editor-in-Chief Vishwani Agrawal for his
 74 support and thank the authors and reviewers for all their work in
 75 making this issue possible.
 76
 77

78 **Cristiana Bolchini** graduated from Politecnico di Milano with a
 81 degree in Electronic Engineering in 1993, where she received a Ph.D.
 82 in Automation and Computer Science Engineering in 1997. Since
 83 Dec. 2003 she is an Associate Professor at the Dipartimento di
 84 Elettronica e Informazione of the same institution. She has published
 85 about 80 papers on refereed international journals and conference
 86 proceedings related to the design of digital systems with fault detection
 87 and tolerance properties. Dr. Bolchini participates to the Technical
 88 Program Committee of conferences and symposia in the area of test and
 89 fault tolerance for digital systems and is a reviewer for journals and
 90 transactions in this same area, and she is an Associate Editor of the IEEE
 91 Transactions on Computers. Her research activity within the design of
 92 digital systems is devoted mainly to methodologies for the design of
 93 embedded systems, with the aim of providing the capability to cope with
 94 the occurrence of hardware failures during the normal life of the device.
 123

Furthermore, Cristiana Bolchini also carries out a research activity on
 issues related to data management for context-aware, mobile systems,
 with the aim to define methodology and tools for selecting, "tailoring"
 and integrating heterogeneous and transient data sources, according to the
 user's context.

Prof. Yong-Bin Kim received B.S. degree in Electrical Engineering
 from Sogang University in Seoul, South Korea in 1982, the M.S.
 degree and Ph.D. both in Computer Engineering from New Jersey
 Institute of Technology and Colorado State University in 1989 and
 1996, respectively. From 1982 to 1987, Dr. Kim was with Electronics
 and Telecommunications Research Institute(ETRI) in South Korea as
 a Member of Technical Staff. From 1990 to 1993 he was with Intel
 Corp. as a Senior Design Engineer, and involved in micro-controller
 chip design and Intel Pentium Pro microprocessor chip design. From
 1993 to 1996 he was with Hewlett Packard Co., Fort Collins,
 Colorado as a Member of Technical Staff, and involved in HP PA-
 8000 RISC microprocessor chip design. From 1996 to 1998 he was
 with Sun Microsystems, Palo Alto, California as an individual
 technical contributor, and involved in 1.5 GHz Ultra Sparc5 CPU
 chip design. From 1998 to 2000, he was an assistant professor in the
 Dept. of Electrical Engineering of University of Utah. He is currently
 Associate Professor in the Department of Electrical and Computer
 Engineering at Northeastern University. Prof. Kim has published more
 than 100 technical papers in VLSI and its related areas and he is
 holding two US patents. His research focuses on high speed low
 power Digital and Analog VLSI circuit design and methodology.

95
96
97
98
99100
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122