A Fully Integrated Switched-Capacitor DC-DC Converter with Dual Output for Low Power Application

Heungjun Jeon and Yong-Bin Kim
Department of Electrical and Computer Engineering
Northeastern University
Boston, MA, USA
hjeon@ece.neu.edu and ybk@ece.neu.edu

ABSTRACT

This paper presents a fully integrated on-chip switched-capacitor (SC) DC-DC converter that supports two regulated power supply voltages of 2.2V and 3.2V from 5V input supply and delivers the maximum load currents up to 8mA at both of the outputs. The entire converter system uses two 2-to-1 converter blocks. The upper output voltage (3.2V) is generated from the 2-to-1 up converter by means of averaging the 5V input and the generated lower output voltage (2.2V), which is generated from 2-to-1 dw converter. Since 2-to-1_up converter is less sensitive to the lower output voltage (2.2V), which is generated from 2-to-1_dw converter by means of averaging the 5V input and the generated upper output voltage (3.2V) is generated from the 2-to-1_up converter. The maximum load currents up to 8mA at both of the outputs. The voltages of 2.2V and 3.2V from 5V input supply and delivers the maximum load currents up to 8mA, is proposed and designed using high-voltage 0.35μm BCDMOS technology. A novel design technique, supporting two regulated output voltages (2.2V and 3.2V) out of 5V input at the maximum load currents up to 8mA, is proposed and designed using high-voltage 0.35μm BCDMOS technology. Two types of flying capacitors (MIM and MOS Capacitors) are used to maximize the power density and efficiency at the limited area. The proposed architecture uses closed-loop feedback control scheme by means of digitally controlled pulse frequency modulation (PFM) to regulate output voltage in the wide range of load current levels. Two sets of four dynamic comparators are used compare four reference voltage levels with the scaled output voltages to determine the mode of control. Top and bottom voltage levels are used for fast startup and fast transient response of the varying output load current while two intermediate levels are used for stably locking the output voltage. Section 2 presents the core design of proposed dual output converter in terms of operating principle and charge transfer and loss mechanisms. System architecture and simulation results are presented in Section 3 and Section 4, respectively. The paper is finally concluded in Section 5.

1. INTRODUCTION

The use of multiple supply voltages on a single chip has become very common due to the coexistence of low/high power digital circuits and analog/RF circuits in recent integrated systems. It is not desirable approach to add multiple high-efficiency off-chip DC-DC converters, which are mostly implemented with off-chip inductors, for generating multiple output voltages due to the increased cost/size, the degraded of supply impedance, and the limited allowance for power pins. Since the integrated voltage regulators are cost and size effective and show fast load-transient response, integrating voltage conversion blocks on the silicon chip is a very attractive approach. Linear regulators have been widely used for on-chip DC-DC converters. However, the most significant drawback of linear regulators is their linear efficiency drop with increasing dropout voltage. Therefore, the alternatives are required to achieve high efficiency across a broad range of output voltages. Since the on-chip capacitors have significantly higher quality factor, higher energy density, and lower cost than on-chip inductors in standard CMOS process, SC based on-chip converter have been receiving increased attention from both academia and industry [1-5].

In this paper, a novel design technique, supporting two regulated output voltages (2.2V and 3.2V) out of 5V input at the maximum load currents up to 8mA, is proposed and designed using high-voltage 0.35μm BCDMOS technology. Two types of flying capacitors (MIM and MOS Capacitors) are used to maximize the power density and efficiency at the limited area. The proposed architecture uses closed-loop feedback control scheme by means of digitally controlled pulse frequency modulation (PFM) to regulate output voltage in the wide range of load current levels. Two sets of four dynamic comparators are used compare four reference voltage levels with the scaled output voltages to determine the mode of control. Top and bottom voltage levels are used for fast startup and fast transient response of the varying output load current while two intermediate levels are used for stably locking the output voltage. Section 2 presents the core design of proposed dual output converter in terms of operating principle and charge transfer and loss mechanisms. System architecture and simulation results are presented in Section 3 and Section 4, respectively. The paper is finally concluded in Section 5.

2. PROPOSED CORE DESIGN

2.1 Operating Principle

In general, a SC DC-DC converter consists of capacitors and switches driven by two non-overlapped clock signals. Each of signals is set as close as 50% duty cycle with a minimal dead-time (different phased φa and φb switches, as shown in Figure 2(c), are never closed at the same time) for the maximum efficiency and the maximum charge transfer to the load.

As shown in Figure 1, the proposed dual output topology is made in combinations of the two conventional 2-to-1 topologies. Conventional 2-to-1 topology in Figure 1 (a) can be symbolized as shown in Figure 1 (b), which has two input terminals and one output terminal. To present the loss due to bottom-plate parasitic capacitors, the bottom-plate parasitic capacitance \( C_{\text{ip}} \) is modeled as \( C_{\text{ip}}=\alpha C \), where \( C \) is the actual capacitance and \( \alpha \) is the process and layout dependent parameter. For an ideal operation, the output

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

GLSVLSI’12, May 3–4, 2012, Salt Lake City, Utah, USA
Copyright 2012 ACM 978-1-4503-1244-8/12/05…$10.00.
terminal produces the average voltage between the two input voltages. In the same way, new 4-to-3 topology is formed. That is, one input terminal of the 2-to-1 up is fed directly from the input \( V_{IN} \) and the other terminal is fed out of the output \( V'_{IN} \) of the 2-to-1 dw block. Therefore, the generated output voltage \( V_L \) \((=V_{IN}+V'_{IN})/2-\Delta V_L \) is the average value of \( V_{IN} \) and \( V'_{IN} (=1/2V_{IN} - \Delta V_{IN}) \). \( \Delta V_L \) and \( \Delta V'_{IN} \) represent the voltage difference of the delivered output voltages when there is load and there is no load. \( \Delta V_L \) and \( \Delta V'_{IN} \) arise from the fundamental conduction loss and they limit the maximum attainable efficiency to \( \eta_{max}=V_L(1/2V_{IN}) \) for 2-to-1 dw and \( \eta_{max}=V'_L/(V_{IN}+V'_{IN})/2 \) for 2-to-1 up. Figure 2 shows the transistor level implementations of the 2-to-1 dw(up) blocks and their driving signals. Since the breakdown voltage of MOS transistors is 5.5V, all switches can withstand any voltage levels between 0V and input 5V. All the gate driving signals in Figure 2 are generated from level shifter and non-overlap clock generator blocks in Figure 5 to minimize the switching loss and shoot-through current loss. Upper NMOS transistors are implemented by means of a triple-well device to isolate the voltage from the substrate.

2.2 Charge Transfer and Loss Mechanisms

Figure 3(a) shows 2-way interleaved structure, where \( \phi_{1a} (\phi_{1b}) \) and \( \phi_{2a} (\phi_{2b}) \) are 180° out of phase signals while \( \phi_{1a} (\phi_{2a}) \) and \( \phi_{1b} (\phi_{2b}) \) represent non-overlapping clock signals as shown in Figure 2(c). Figure 3(b) represents equivalent circuit during each half cycle of the clock. Assuming that those blocks deliver charges to the load capacitors at DC voltage \( V_{L} \) and \( V_{L}' \), the charge extracted from the input voltage source \( Q_{EXT} \) during each half cycle of the clock \( (\phi_{1a} \) and \( \phi_{2b} \) are on) can be derived by

\[
Q_{EXT} = \frac{C_{up}}{2} (V_{IN} - V_{L}) - (V_{L} - V_{L}') + \frac{C_{up}}{2} (V_{IN} - V_{L}) - (V_{L} - V_{L}')
\]

\( C_{up} \) is 5.5V, all switches in the bottom-capacitor of the 2-to-1 dw block are discharged to ground; all stored charge is dumped into ground, but for the charged electrons in the bottom-capacitor of the 2-to-1 up block are discharged to the load \( V_{L}' \). As a result, the energy lost every cycle due to those bottom plate capacitors can be given by

\[
E_{EXT} = \frac{C_{up}}{2} (V_{L} - V_{L}')^2 + \frac{C_{up}}{2} (V_{L} - V_{L}')^2
\]

Figure 4 Efficiency drop dependencies with respect to increasing bottom-plate parasitic capacitance ratio (\( \sigma=0\% \) to 7%); Black (Grey) represents the efficiency drop with increasing \( a_{up} (a_{on}) \) while \( a_{on} (a_{up}) \) is kept constant at 0%.
Figure 4 shows the efficiency drop dependencies due to the increasing bottom-plate parasitic capacitance of flying capacitors used in 2-to-1 up and 2-to-1 dw while either \( \alpha_{up} \) (when \( \alpha_{down} \) is swept) or \( \alpha_{down} \) (when \( \alpha_{up} \) is swept) is set to 0%. Simulation results are obtained at its maximum load condition (delivering 8mA of load currents to both outputs) while the average output voltages are being maintained at \( V_{L'} = 2.2V \) and \( V_I = 3.2V \). With increasing \( \alpha_{up} \) (0% to 7%), the total efficiency drops less than 1%, which is six times less than the efficiency drop with increasing \( \alpha_{down} \) (0% to 7%). 1% of efficiency drop arises from the loss during the charging phase (\( V_{L'} \) to \( V_I \)) of either of \( \alpha_{up} \) or \( \alpha_{down} \) since the increased \( V_{L'} \) due to the transferred charge from \( \alpha_{up} \) or \( \alpha_{down} \) capacitors as shown in Figure 3(b) and Equation (3).

Since the overall efficiency is less sensitive to the increasing \( \alpha_{up} \) and their larger capacitance density (2.7F/\( \mu \)m\(^2\)) in 0.35\( \mu \)m BCDMOS Technology, MOS capacitors are used for implementing the flying capacitors of the 2-to-1 up while MIM capacitors are used for implementing 2-to-1 dw since they have less bottom-plate capacitance ratio (\( \alpha_{down} \)) than MOS capacitors. This trades off with bigger area since MIM capacitors have smaller capacitance density (1F/\( \mu \)m\(^2\)).

The minimum required capacitances for each flying capacitor that satisfies the design requirements (the maximum load currents (\( I_{L'} \), \( I_L \)) of 8mA) are determined based on the load current handling capabilities of the proposed converter. From equations (1), (2) and Figure 3(b), the load current handling capabilities for both output loads at a fixed frequency and \( \Delta V_l \) (\( \Delta V_{L'} \)) can be obtained by

\[
\begin{align*}
I_L &= 2I_{L'} + 2Q_{ds}f_{sw} = 4C_{up}\Delta V_{L'} f_{sw} \\
I_L' &= 0.5I_L = 2I_{L'} + 2Q_{ds}f_{sw} = 4C_{up}\Delta V_{L} f_{sw} \\
I_{L'} &= 4C_{up}\Delta V_{L} f_{sw} - 4C_{up}\Delta V_{L'} f_{sw} - I_{err}
\end{align*}
\]

where \( \Delta V_l \) and \( \Delta V_{L'} \) represent the voltage difference of output voltages when there is load and there is no load as described earlier in this paper. Since our target voltages are 2.2V and 3.2V, from Figure 3(a), \( \Delta V_{L'} \) and \( \Delta V_l \) are determined to be 0.3V and 0.4V, respectively. Since the maximum control current (\( I_{err} \)) required by the control block is 300\( \mu \)A, the required control current is chosen to be 0.5mA with the margin of 200\( \mu \)A. Therefore, the required 2I_1 in Eq. (5) is 12.5mA (=8mA+0.5mA+4mA) because both \( I_{L} \) and \( I_{L'} \) are maximum output load current in this case and they are predetermined as design goals. For the given specifications (\( \Delta V_l \) is 0.4V, \( \Delta V_{L'} \) is 0.3V, and the maximum switching frequency is 28MHz), the minimum required \( C_{up} \) and \( C_{down} \) are estimated as 178.57\( \mu F \) and 372\( \mu F \), respectively. In our design, \( C_{up} \) of 200\( \mu F \) and \( C_{down} \) of 400\( \mu F \) are chosen.

As can be observed from equations (4) and (6), with the fixed values of \( \Delta V_{L'} \) (\( \Delta V_l \)) and \( C_{up} \) (\( C_{down} \)), \( I_L \) (\( I_{L'} \)) can be controlled by changing switching frequency (\( f_{sw} \)). With changing load current, therefore, the output voltage can be regulated by mean of pulse frequency modulation (PFM). In this design, PFM control scheme is used with 18-bit shift register and 18-bit DCO which are designed to be operating in the range of 1MHz to 28MHz.

3. ARCHITECTURE

Figure 5 shows the overall architecture of the proposed dual output DC-DC converter. The complete system consists of two 10 phase 2-to-1 blocks, two 18-bit shift registers with push-up(down) function, two 18-bit thermometer code digitally controlled oscillators (DCOs), non-overlap clock generators, level-shifting, 8 dynamic comparators [7], a low-drop output (LDO) voltage regulator and a start-up circuit. The DCO is controlled by an 18-bit thermometer code produced by the shift resistor. As shown in Figure 5, the load voltages are scaled to \( V_{L,up(dw)} \) with feedback resistors, and four reference voltages \( V_{ref1-4} \) are generated from 5V input with resistor ladders and capacitors. Four dynamic comparators (\( Comp1-4_{up(dw)} \)) compare \( V_{L,up(dw)} \) to the four different reference voltages to determine the mode of control. For fast start-up and fast transient response with a large load current transition, \( Comp1_{up(dw)} \) and \( Comp4_{up(dw)} \) are operated with 30MHz of clock frequency while \( Comp2_{up(dw)} \) and \( Comp3_{up(dw)} \) are operated with 2MHz of clock frequency for stable voltage locking between \( V_{ref1} \) and \( V_{ref2} \). If \( V_{L,up(dw)} \) is less than \( V_{ref1} \), Push-Up mode is enabled and thermometer code transits to its maximum value, which generates the maximum switching frequency. In the similar way, if \( V_{L,up(dw)} \) is bigger than \( V_{ref4} \), thermometer code drops to the pre-programmed value. If \( V_{L,up(dw)} \) enters between \( V_{ref1} \) and \( V_{ref2} \), the switching frequency increases or decreases.
4. SIMULATION RESULTS

The proposed SC power converter is designed using high-voltage 0.35μm BCDMOS technology and simulated with HSPICE. Two types of flying capacitors (MIM and MOS Capacitors) are used to maximize the power density and efficiency at the limited area. Each 2-to-1 DW block uses 20pF of MOS capacitor (the total capacitance of 200pF for 10 phase) for its flying capacitor to maximize the power density, while each 2-to-1 DW block uses 42pF of MIM capacitor (the total flying capacitance of 420pF for 10 phase) to minimize the loss due to bottom-plate parasitic capacitance. MOS capacitors are used for the output buffer capacitors (400pF for each) to reduce the output ripple voltages and to maintain the moderate level of transient response for varying load currents. Figure 6 shows the simulated efficiency with different load current levels between 1mA and 8mA, while the output voltages are regulated at DC level of 2.2V (3.2V) for Vc (Vc). The proposed converter achieves 70% of the average efficiency in the output power range between 5.4mW and 43.2mW and the maximum efficiency (71.4%) is achieved when it delivers the maximum power (43.2mW). The control logic blocks including BGR (Bandgap Reference) circuit and bias circuits consume the power between 0.46mW and 1mW over the operating power transfer range. Figure 7 shows simulated transient response with load current (I_L) transition from 1mA to 8mA, and vice versa. With Push-up and Push-down modes, the converter settles within 450ns (1μs) for 1mA (8mA) to 8mA (1mA) transition while 2-to-1 DW delivers 8mA of the load current (I_L). The interference between two outputs are inevitable, but this can be minimized with increasing clock frequency of ComplA, q(t) or increasing the load capacitance. Comparison with recently published SC converters designed using 0.35μm CMOS technology is listed in Table 1. While other SC converters are able to support only one step-down output voltage at a time, proposed converter can support two different voltages at the same time. In addition, since the switching frequency of the proposed converter is regulated digitally over wide frequency ranges between 1 and 28MHz with different load conditions, it maintains higher peak and average efficiency even with less flying and output buffer capacitance, hence less area.

5. CONCLUSION

This paper presents a fully integrated on-chip SC DC-DC converter with dual outputs (2.2V and 3.2V). The proposed converter is designed using high-voltage 0.35μm BCDMOS technology. The converter achieves the average efficiency 70.0% and the peak efficiency 71.4%. Using 10-phase interleaving technique, the output voltage ripples of the both outputs are maintained less than 1% (<4mV) of the output voltages when 400pF of output buffer capacitors are used for both outputs.

6. REFERENCES