Secure Function Evaluation
Using an FPGA Overlay Architecture

Xin Fang
Dept of Electrical and
Computer Engineering
Northeastern University
Boston, MA, USA
fang.xi@husky.neu.edu

Stratis Ioannidis
Dept of Electrical and
Computer Engineering
Northeastern University
Boston, MA, USA
ioannidis@ece.neu.edu

Miriam Leeser
Dept of Electrical and
Computer Engineering
Northeastern University
Boston, MA, USA
mel@coe.neu.edu

ABSTRACT
Secure Function Evaluation (SFE) has received considerable attention recently due to the massive collection and mining of personal data over the Internet, but large computational costs still render it impractical. In this paper, we leverage hardware acceleration to tackle the scalability and efficiency challenges inherent in SFE. To that end, we propose a generic, reconfigurable implementation of SFE as a coarse-grained FPGA overlay architecture. Contrary to tailored approaches that are tied to the execution of a specific SFE structure, and require full reprogramming of an FPGA with each new execution, our design allows repurposing an FPGA to evaluate different SFE tasks without the need for reprogramming. Our implementation shows orders of magnitude improvement over a software package for evaluating garbled circuits, and demonstrates that the circuit being evaluated can change with almost no overhead.

Keywords
FPGA; Secure Function Evaluation; Garbled Circuits

1. INTRODUCTION
Mining behavioral data is a ubiquitous practice among Internet companies, and is presently happening at an unprecedented scale. Google, Netflix, Amazon, and Facebook routinely monitor and mine a broad array of behavioral signals collected from their users, including ad clicks, pages visited, and products purchased. Such information is monetized through targeted advertising or personalized product recommendations. Behavioral data collection is therefore of considerable business value to online companies [2]; moreover, there are often benefits to society at large: mining such data can aid in the detection of medical emergencies or the spread of diseases [33], in polling to assess political opinions [1] or news adoption [21], in the assessment of terrorist threats [35], etc. On the other hand, this massive data collection and mining has given rise to significant privacy concerns, extensively documented by researchers [20, 24, 26, 30, 34, 36, 40] as well as the popular press [2, 42]. Such concerns are only likely to further increase with the emergence of the “Internet of things”, as wearable devices and home automation sensors connected to the Internet proliferate.

This state of affairs gives rise to the following challenge: given the benefits of mining behavioral data to both online companies and the society at large, is it possible to enable data mining practices without jeopardizing user privacy? A series of recent research efforts [4, 6, 11, 27–29] have attempted to address this issue through cryptographic means and, in particular, through secure function evaluation (SFE). SFE allows an interested party to evaluate any desirable polynomial-time function over private data, while revealing only the answer and nothing else about the data. This offers a strong privacy guarantee: an entity executing a secure data-mining algorithm over user data learns only the final outcome of the computation, while the data is never revealed to the entity. SFE can thus enable, e.g., a data analyst, a medical professional, or a statistician, to conduct a study of sensitive data, without jeopardizing the privacy of the participants (online users, patients, etc.).

Any algorithm to be executed over amounts of data at the scale encountered in the above settings needs to be highly efficient and scalable. SFE over private data therefore poses a significant challenge, as it comes at a considerable additional computational cost compared to execution in the clear. Prior work has made positive steps in this direction, showing that a variety of important data mining algorithms [27–29] can be computed using Yao’s Garbled Circuits (GCs) [43, 44] in a parallel fashion. The function to be evaluated is converted to a binary circuit which is “garbled” in such a way that an evaluator of the circuit learns only the values of its output gates. Execution of this circuit is subsequently parallelized, e.g., over threads [28] or across a cluster of machines [27].

Nevertheless, this approach to parallelization leaves much to be desired: for example, in [27], even under parallelization over 128 cores, executing a typical data-mining algorithm like Matrix Factorization through SFE is of the order of 10^5 slower compared to (parallel) execution in the clear. In practice, this means that applying MF to a dataset of 1M entries requires roughly 11 days under SFE, a time largely prohibitive for practical purposes.

In this paper, we advocate leveraging hardware acceleration to tackle the scalability and efficiency challenges in-
herent in SFE. FPGAs are by design an excellent hardware platform for the implementation of SFE primitives and, in particular, garbled circuits. This is precisely because FPGA architectures are tailored to executing nearly identical operations in parallel. The types of operations encountered in garbled circuits (namely, garbling and un-garbling gates) fit this pattern precisely: they involve, e.g., a series of symmetric key encryptions, XORs, and other well-defined primitive operations (see also Section 3). In that sense, an FPGA implementation of SFE benefits from both high speed evaluation and hardware-level parallelization.

On the other hand, the amount of computation required to evaluate a garbled circuit for an application at the usual data-mining scale cannot fit in a single FPGA. For this reason, evaluating a function securely entails partitioning computations into sub-tasks to be programmed and evaluated over a single FPGA. A practical implementation therefore needs to allow repurposing an FPGA to quickly compute different SFEs or different sub-tasks of a larger SFE. For this reason, tailored approaches that are tied to the execution of a specific SFE structure, and require full reprogramming of an FPGA with each new execution, cannot be applied efficiently to the types of SFE problems we wish to address.

To address these challenges, we propose a generic, reconfigurable implementation of SFE as a coarse-grained FPGA overlay architecture. As FPGAs have become more dense and capable of holding a large number of gate equivalents, there has been an increased interest in FPGA overlay architectures [5, 13, 14, 16–18, 41]. An FPGA overlay consists of two parts: (1) a circuit design implemented on the FPGA fabric using the usual design flow, and (2) a user circuit mapped onto that overlay circuit. Garbled circuits are excellent candidates for an FPGA overlay design. Precisely because components of a circuit follow a generic structure, an overlay approach that does not reprogram FPGAs from scratch, but simply reroutes connections between elementary components (in our case, garbled AND and XOR gates) leads to important efficiency improvements.

This paper makes the following contributions:

- We design and implement a generic FPGA overlay architecture for the execution of arbitrary garbled circuit topologies. In our design, FPGAs are programmed once to contain implementations of garbled components (AND, XOR gates). Wiring and instantiation is determined at execution time through writing to registers and memory. Thus, the overhead for repurposing the FPGA for different circuit computations is kept very low.

- We integrate our implementation with ObliVM [22], a framework mapping code written in a high-level language to a garbled circuit, allowing arbitrary programs written in ObliVM to be mapped to our FPGA overlay architectures.

- We evaluate the performance of our GC overlay architecture on several examples and demonstrate orders of magnitude speedup over ObliVM. We demonstrate the effects of using the overlay architecture, which results in change time for different circuit computations that have little effect on overall performance.

The remainder of the paper is organized as follows. We present related work in Section 2 and background on garbled circuits in Section 3. Our implemented system and overlay architecture are presented in Section 4 and experimental results in Section 5. Finally, we present our conclusions and future work in Section 6.

2. RELATED WORK

Garbled Circuits. Although garbled circuits were proposed by Andrew Yao nearly three decades ago [43, 44], it is only in the last few years that the research community has made progress at improving their efficiency, bringing their application closer to practicality. Several improvements over the original protocol have been proposed, including the point-and-permute [3], row reduction [25], and the Free-XOR [10] optimizations; we use all of these in our implementation.

Building on these optimizations, there has been a surge of recent programming frameworks, such as TASTY [9], FastGC [10], Fairplay [23], and ObliVM [22], that provide software implementations of GCs. These frameworks, particularly ObliVM, allow developers without any cryptography expertise to convert algorithms expressed in a high-level language to GCs. None of these frameworks focus on hardware acceleration. We provide an interface to ObliVM in our work; this allows us to describe algorithms in a high level language, map them to circuits through ObliVM, and then use our software to execute these circuits over our FPGA overlay architecture.

FPGA overlays. Recently, as FPGAs have become more dense and capable of holding a large number of gate equivalents, there has been an increased interest in FPGA overlay architectures. An FPGA overlay consists of two parts: (1) a circuit design implemented on the FPGA fabric using the usual design flow, and (2) a user circuit mapped onto that overlay circuit. Garbled circuits are excellent candidates for an FPGA overlay design. Precisely because components of a circuit follow a generic structure, an overlay approach that does not reprogram FPGAs from scratch, but simply reroutes connections between elementary components (in our case, garbled AND and XOR gates) leads to important efficiency improvements.

This paper makes the following contributions:

- We design and implement a generic FPGA overlay architecture for the execution of arbitrary garbled circuit topologies. In our design, FPGAs are programmed once to contain implementations of garbled components (AND, XOR gates). Wiring and instantiation is determined at execution time through writing to registers and memory. Thus, the overhead for repurposing the FPGA for different circuit computations is kept very low.

- We integrate our implementation with ObliVM [22], a framework mapping code written in a high-level language to a garbled circuit, allowing arbitrary programs written in ObliVM to be mapped to our FPGA overlay architectures.

- We evaluate the performance of our GC overlay architecture on several examples and demonstrate orders of magnitude speedup over ObliVM. We demonstrate the effects of using the overlay architecture, which results in change time for different circuit computations that have little effect on overall performance.

The remainder of the paper is organized as follows. We present related work in Section 2 and background on garbled
GCs as sequential circuits and then optimize these designs, reporting on results using high level synthesis tools and simulation, but do not report any actual hardware implementations. TinyGarble produces more efficient solutions for a single GC instance, but does not handle multiple pieces of a GC or different garbled circuits the way our overlays do. Järvinen et al. [15] target embedded system and describe the first FPGA implementation of GC. This implementation is at a completely different design point than ours: while generic and able to support a wide range of hardware implementations, the proposed FPGA design implements only one encryption core. In contrast, our overlay architecture implements hundreds of encryption cores on a single FPGA and executes them in parallel.

A recent FPGA implementation of garbled circuits by Songhori et al. [38] take a different approach. Rather than implement garbled circuits directly, they implement a garbled MIPS core. Problems to be evaluated securely are written in code, that is compiled to MIPS assembler and then run securely on their garbled MIPS processor. The goal of [38] is to fabricate this MIPS core; FPGAs are used for prototyping the design. Using MIPS assembly code to represent the problem being evaluated alleviates the problem of lengthy FPGA place and route cycles. However, the FPGA is not used as efficiently as in our implementation: Songhori et al. use considerably fewer encryption cores, and running code on a MIPS processor creates an extra level of overhead.

Our architecture uses much more parallelism than other FPGA implementations of garbling. For starters, we implement four SHA-1 cores in hardware for each AND gate, while others use only one encryption core serially [15]. In addition, we implement as many garbled AND gates as we can keep busy at the same time, and implement garbled circuits directly on top of an efficient overlay.

3. TECHNICAL BACKGROUND

Yao’s protocol (a.k.a. garbled circuits) [43] is a generic cryptographic protocol for secure function evaluation. In short, it allows the secure evaluation of an arbitrary function over private data, provided this function can be represented as a circuit. We give a brief overview of the protocol below (see, e.g., [8], for a detailed treatment).

3.1 Garbled Circuits Overview

In the variant we study here (adapted from [25, 29]), Yao’s protocol runs between (a) a set of private input owners (e.g., Google’s users), (b) an Evaluator, (e.g., a data analyst working for Google), that wishes to evaluate a function over the private inputs, and (c) a third party called the Garbler, that facilities and enables the secure computation. Formally, let \( n \) be the number of input owners, and let \( x_i \in \{0, 1\}^\ast \) denote the private input of individual \( i \), \( 1 \leq i \leq n \), represented as a binary string. Finally, let \( f : (\{0, 1\}^\ast)^n \rightarrow \{0, 1\}^\ast \) be the function that the Evaluator wishes to compute over the private data. The protocol satisfies the following property: at the conclusion of the protocol, the Evaluator learns only the value \( f(x_1, x_2, \ldots, x_n) \) and nothing else about \( x_1, \ldots, x_n \), while the Garbler learns nothing.

A critical assumption behind Yao’s protocol is that the function \( f \) can be expressed as a Boolean circuit, and, more specifically, as a directed acyclic graph (DAG) of AND and XOR gates.\(^1\) The structure of the circuit – and, thus, the function to be computed – is known to all participants: e.g., the circuit could be computing the sum or the maximum among all inputs \( x_i \).

Overall, Yao’s protocol consists of three phases:

1. **Garbling Phase.** During the garbling phase, the Garbler prepares (a) a set of encrypted (i.e., “garbled”) truth tables for each binary gate in the circuit, as well as (b) a set of random strings, termed keys, one for each possible binary value in the strings representing the inputs. At the conclusion of this phase, the Garbler sends to the Evaluator the garbled truth tables; each such table is referred to as a “garbled gate”, and all gates together constitute the “garbled circuit”.

2. **Oblivious Transfer Phase.** Subsequently, the Evaluator, Garbler, and the input owners engage in a proxy oblivious transfer [7, 25, 32]. Through this, the Evaluator retrieves the input keys from the Garbler that correspond to true input binary values held by the owners. Oblivious transfer ensures that, although the Evaluator learns the correct keys, the cleartext input values are never revealed to either the Garbler or the Evaluator.

3. **Evaluation Phase.** Finally, the Evaluator uses these input keys to “evaluate” the gates of the circuit, effectively decrypting the garbled gates. Each such decryption reveals a new key that allows the Evaluator to ungarble/decrypt subsequent gates connected to it. Ungarbling the output gates reveals the value \( f(x_1, \ldots, x_n) \).

\(^1\)Recall that any Boolean circuit can be represented using only ANDs and XORs.
The above three phases are illustrated in Figure 1. The execution flow (as well as the opportunity for parallelism) is determined by the Boolean circuit representing function f. Both the “garbling” of the gates, that occurs at the Garbler, and the “ungarbling/evaluation”, that occurs at the Evaluator, are computationally intensive tasks; these are precisely the operations that we propose to accelerate using FPGAs. We describe these phases in more detail below.

3.2 Garbling Phase

We now describe how gates are garbled in Yao’s protocol. As illustrated in Figure 2, each binary gate in the DAG representing the circuit is associated with three wires: two input wires and one output wire. At the beginning of the garbling phase, the Garbler associates two random strings, \( k_{w_{i}}^{0} \) and \( k_{w_{j}}^{1} \), with each wire \( w_{i} \) in the circuit. Intuitively, each \( k_{w_{i}}^{0} \) is an encoding of the bit-value \( b \in \{0, 1\} \) that the wire \( w_{i} \) can take. For each gate \( g \), with input wires \( (w_{i}, w_{j}) \) and output wire \( w_{k} \), get \( (b_{i}, b_{j}) \in \{0, 1\} \) be the binary output of the gate given inputs \( b_{i}, b_{j} \in \{0, 1\} \) at wires \( w_{i} \) and \( w_{j} \), respectively. For each gate \( g \), the Garbler computes the following four ciphertexts, one for each pair of values \( b_{i}, b_{j} \in \{0, 1\} \):

\[
\text{Enc}_{(k_{w_{i}}^{0}, k_{w_{j}}^{1}, g)}(k_{w_{k}}^{g(b_{i}, b_{j})}) = \text{SHA1}(k_{w_{i}}^{0} || k_{w_{j}}^{1} || g) \oplus k_{w_{k}}^{g(b_{i}, b_{j})},
\]

where SHA1 is the SHA1 hash function, || indicates concatenation, \( g \) is an identifier for the gate, and \( \oplus \) is the XOR operation.

The “garbled” gate is then represented by a random permutation of these four ciphertexts. An example of a garbled AND gate is illustrated on Fig. 2. Observe that, given the pair of keys \( (k_{w_{i}}^{0}, k_{w_{j}}^{1}) \) it is possible to successfully recover the key \( k_{w_{k}} \) by decrypting \( e = \text{Enc}_{(k_{w_{i}}^{0}, k_{w_{j}}^{1}, g)}(k_{w_{k}}^{1}) \) through:

\[
\text{Dec}_{(k_{w_{i}}^{0}, k_{w_{j}}^{1}, g)}(e) = \text{SHA1}(k_{w_{i}}^{0} || k_{w_{j}}^{1} || g) \oplus e. \tag{2}
\]

On the other hand, the other output wire key, namely \( k_{w_{k}}^{0} \), cannot be recovered having access only to \( (k_{w_{i}}^{0}, k_{w_{j}}^{1}) \). More generally, it is worth noting that the knowledge of (a) the ciphertexts, and (b) keys \( (k_{w_{i}}^{0}, k_{w_{j}}^{1}) \) for some inputs \( b_{i} \) and \( b_{j} \), yields only the value of key \( k_{w_{k}}^{g(b_{i}, b_{j})} \); no other input or output keys of gate \( g \) can be recovered.

At the conclusion of the garbling phase, the Garbler sends the garbled gates (each comprising a random permutation of four ciphertexts) to the Evaluator. It also provides the correspondence between the garbled value and the real bit-value for the circuit-output wires (the outcome of the computation): if \( w_{k} \) is a circuit-output wire, the pairs \( (k_{w_{i}}^{0}, k_{w_{j}}^{1}) \) and \( (k_{w_{i}}^{1}, 0) \) are given to the Evaluator. Finally, the Garbler keeps the random wire keys \( (k_{w_{i}}^{0}, k_{w_{j}}^{1}) \) that correspond to circuit-input wires \( w_{i}, w_{j} \), i.e., wires at the very first layer of the circuit, encoding user inputs; all other wire keys are discarded.

3.3 Oblivious Transfer Phase

To transfer the correct keys of the circuit-input wires to the Evaluator, the Garbler engages in a proxy oblivious transfer (OT) with the Evaluator and the users. Through proxy OT, the Evaluator obliviously obtains the circuit-input value keys \( k_{w_{i}}^{0} \) corresponding to the actual bit \( b \) of \( w_{i} \). Note that the above encryption scheme is symmetric, as \( \text{Enc}, \text{Dec} \) are the same function.

<table>
<thead>
<tr>
<th>( b_{i} )</th>
<th>( b_{j} )</th>
<th>( g(b_{i}, b_{j}) )</th>
<th>Garbled value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>( \text{Enc}<em>{(k</em>{w_{i}}^{0}, k_{w_{j}}^{1}, g)}(k_{w_{k}}^{0}) )</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>( \text{Enc}<em>{(k</em>{w_{i}}^{0}, k_{w_{j}}^{1}, g)}(k_{w_{k}}^{0}) )</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>( \text{Enc}<em>{(k</em>{w_{i}}^{0}, k_{w_{j}}^{1}, g)}(k_{w_{k}}^{1}) )</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>( \text{Enc}<em>{(k</em>{w_{i}}^{0}, k_{w_{j}}^{1}, g)}(k_{w_{k}}^{1}) )</td>
</tr>
</tbody>
</table>

Figure 2: A garbled AND gate. Each of the three wires \( w_{i}, w_{j}, w_{k} \) is associated with two random keys \( k_{w_{i}}^{0}, k_{w_{i}}^{1} \), representing the value 0 and 1, respectively. The garbled AND gate consists of the four ciphertexts appearing on the rightmost column of the table above: each possible output value key is encrypted using the corresponding input pair of keys, along with a string \( g \) representing the gate id. A random permutation of these four ciphertexts is revealed by the Garbler to the Evaluator.

3.4 Evaluation Phase

Having the keys corresponding to true user inputs, the Evaluator can “evaluate” each gate, by decrypting each ciphertext of a gate in the first layer of the circuit through Eq. (2): only one of these decryptions will succeed\(^3\), revealing the key corresponding to the output of this gate. Each output key revealed can subsequently be used to ungarble/evaluate any gate that uses it as an input. The evaluator can thus proceed ungarbling gates in breadth first order over the DAG blueprint of the Boolean circuit, until finally obtaining the keys of gates at the last layer of the circuit. Using the table mapping these keys to bits, the Evaluator learns the final output.

3.5 Optimizations

Several improvements over the original Yao protocol have been proposed recently, that lead to both computational and communication cost reductions. These include the point-and-permute [3], row reduction [25], and Free-XOR [19] optimizations, all of which we implement in our design. Point-and-permute reduces the four decryptions at the evaluator to one. Row-reduction reduces the number of ciphertexts that need to be transmitted by the Garbler to the Evaluator from four to three. Free-XOR significantly reduces the computational cost of garbled XOR gates. XOR gates do not need to be encrypted and decrypted, as the XOR output wire key is

\(^3\)This can be detected, e.g., by appending a prefix of zeros to each key \( k_{w_{k}}^{0} \), and checking if this prefix is present upon decryption. In practice, the point-and-permute optimization of [3] eliminates the need for attempting to decrypt all four ciphertexts.
Figure 3: System Overview. An algorithm written in high-level language is translated to a Boolean circuit using ObliVM. The resulting circuit is passed through a layer extractor, identifying layers through BFS. The Boolean circuit DAG, annotated with layer information for each gate, is passed to the Garbler and Evaluator CPUs, that use it as a “blueprint” for execution. The CPUs subsequently use this blue print to garble gates and evaluate them at the FPGAs of the Garbler and Evaluator, respectively.

computed through an XOR of the corresponding input keys. In addition, the free-XOR optimization fully eliminates communication between the Garbler and the Evaluator for XORs: no ciphertexts need to be communicated between them for these gates. Our implementation takes advantage of all of these optimizations. We note that, as a result, the circuit for computing an AND gate, illustrated in Fig. 5, differs slightly from the AND gate garbling algorithm outlined above.

4. FPGA OVERLAY ARCHITECTURE FOR GARBLED CIRCUITS

4.1 System Overview

Our FPGA acceleration of GC works as follows. We start with a function \( f \) we wish to evaluate securely and a set of user inputs and generate an output of the function without revealing the data. This is done by (a) translating the function to a Boolean circuit and providing commands to the FPGA to garble/evaluate the function, and (b) accelerating the garbling or evaluation making use of an FPGA overlay architecture. We first describe how the system is partitioned between CPU and FPGA processing, and then describe the FPGA implementation.

Our system consists of two host PCs (instantiating the Garbler and Evaluator, respectively) equipped with FPGA cards for acceleration, as shown in Figure 3. On the Garbler side, the function \( f \) is first translated to a Boolean circuit before it can be garbled. Toward this end, we make use of ObliVM [22], a software framework that allows developers without any cryptography expertise to convert algorithms expressed in a high-level language to GCs. A user writes their problem in Java, and ObliVM translates it to a Boolean circuit and handles the garbling and evaluation. On the garbler, we take the Boolean circuit representation output from ObliVM, disabling garbling and evaluation through the framework. The Boolean circuit is sent to our layer extractor: this program extracts the Boolean circuit’s layers using breadth first search. The resulting layered Boolean circuit (i.e., the “blueprint” for the garbling and execution) is sent to the Evaluator. This “blueprint” is subsequently used by the two hosts CPUs to dictate the garbling and evaluation to be performed by each FPGA.

In more detail, on each CPU, the Boolean circuit is represented as a DAG whose nodes are AND and XOR gates. Layers are defined recursively: gates whose input wires are global inputs are at layer 0, while a gate is at layer \( k \) if one of its input wires connects to a gate at layer \( k - 1 \) and the other connects to a gate at layer \( \leq k - 1 \). Note that gates in the same layer can be executed (i.e., garbled or evaluated) in parallel. Layer information is used to guide the CPU on the order with which gates are to be loaded to the FPGA, to be gabled or evaluated.

The FPGA implements a sea of gabled AND gates and XOR gates as described in Section 4.2. Each wire of the Boolean circuit has a unique wire ID associated with it. These wire IDs are also used as the memory addresses on the FPGA: these memory locations store the keys corresponding to these wires, used to garble or evaluate a gate. The CPU is responsible for mapping Boolean circuit gates to the FPGA hardware AND and XOR gates that realize them. For XOR gates this is trivial, since we implement one XOR gate in hardware (see below). AND gates are a different matter, as our FPGA architecture implements as many AND gates in parallel as can be kept busy. Suppose the FPGA realizes \( A \) AND gates in hardware. If there are more than \( A \) AND gates in a layer, our FPGA architecture is designed in such a way that the first hardware AND gate will complete processing before the information for the \( A + 1 \)st garbled gate is received by the FPGA. Thus, the CPU can transmit all the AND gates in a layer, and assign them to gates modulo \( A \). More details of the FPGA architecture are given in Section 4.2.

When a layer is completed, the CPU then transmits the next layer of the circuit, until the circuit has been fully garbled. The CPU determines the order to send AND and XOR gates to the FPGA. Currently we send all the AND gates followed by all the XOR gates in a layer. Since the latency of an AND gate is much longer (82 cycles) than the latency of an XOR (one cycle), this results in a relatively efficient ordering.

For each layer, the Garbler sends to the FPGA (a) the number of gates in the layer, (b) the input and output wire IDs for the layer, (c) labels indicating whether a gate is AND or XOR, and (c) for the AND gates, which hardware gate the AND is mapped to (among the \( A \) available gates). Layer 0 requires key values for the inputs, which are 80 bit random values generated for each possible input value, i.e., \( k_{w_1}, k_{w_2} \). These strings are generated using a random number generator on the host for each of the input wires \( w \), and communicated to the FPGA. The output of the FPGA garbling includes the ciphertext values (i.e., the garbled gates), as well as keys for output wires. These are sent by the FPGA to the host CPU; the Garbler CPU sends garbled gates directly to the Evaluator CPU. The Garbler CPU also provides input keys to the Evaluator CPU via proxy oblivious transfer.
between the Garbler, Evaluator, and the users/input owners, as described in Section 3.1.

4.2 FPGA Overlay Architecture

Our FPGA overlay architecture differs from other overlays in that it is designed to only support garbled circuits, whose implementation consists entirely of AND and XOR gates. Note that the overlay for the garbler and the evaluator are different. We support communication between gates by storing all inputs and outputs in on-chip block RAM. This is a coarse grained overlay, as both AND gates and XOR gates are quite complex, as described below.

A big advantage of implementing the garbler (and evaluator) as an overlay architecture is that it eliminates the lengthy place and route times incurred when using an FPGA. Different pieces of the same problem, as well as different problems, can easily be mapped to the overlay without incurring this expense. As the garbler is more complex than the evaluator, the rest of the paper describes the garbler and its implementation in detail.

The complete design of the overlay architecture for garbling, shown in Figure 4 includes XOR and AND gates, BRAM, a FIFO for communicating the garble table and outputs with the CPU, and a workload dispatcher. We describe these components and their design in this section.

BRAM. We use Block Random Access Memory (BRAM) to store the garbled values for each wire (i.e., every input and output for every gate). We treat all of the on-chip memory as one monolithic sequential memory device. The memory is 81 bits wide (80 bits of data plus a valid bit), and implemented with one read port and one write port. The unique wire IDs in the circuit, generated on the host CPU, correspond to memory locations. The maximum number of wire IDs that BRAM can hold is \( 2^{21} \), assuming all memory locations are used for garbled values. This monolithic memory simplifies our design since no decision making is required in determining where to find inputs or where to store outputs.

It also means that the BRAM is the current bottleneck in our design.

and and xor gates. We stress that the AND gates and XOR gates required for garbling are much more complicated than single bit gates. Inputs to all gates are represented as 80 bits in our implementation. Thus, a so called “free” XOR gate consists of eighty single bit XORS.

A garbling AND gate implements the functionality described in Section 3.1 and shown in Fig. 2. Each line is implemented according to Equation 1. This implementation requires four SHA-1 cores, using 512 bits of input derived from the garbled inputs and additional information. The implementation is based on an open source SHA-1 core \[39\]. Our garbled AND gate requires 82 clock cycles on the FPGA and uses 3070 ALMs and 3750 one bit registers on a Stratix V FPGA. Note that, while SHA-1 in and of itself is no longer considered secure, it is adequate for preserving privacy in the context of garbled circuits, where cryptography is applied at many levels. In addition, new garbled values and keys are generated whenever new input values are applied to a circuit, making any attack unlikely to succeed. Figure 5 shows the implementation of four SHA cores in parallel in our design.

We implement in hardware the maximum number of AND gates that can be kept busy, taking the latency of the AND operations and the availability of the BRAM for reading into account. In our current design, this results in \( A = 43 \) AND gates. We implement a single XOR gate, as the computation has one cycle latency and additional XORs cannot be provided with inputs. Fig. 6 shows the timeline for garbling a circuit consisting of only AND gates. Our overlay architecture implements 43 AND gates. If more ANDs are in a layer the 44th gate runs on the first gate when it is completed. In our implementation, the XOR gates in a layer will be computed after all the AND gates have started. An XOR gate has four cycles of latency total, two for reading inputs, one for computing XOR and one for writing the output. There may be contention for writing BRAM if XOR and AND gates complete at the same time. This contention is handled by the workload dispatcher.
5. EXPERIMENTAL RESULTS

We use the ProcV board from Gidel as our target platform. It is a Stratix V FPGA-based platform with 16+GB external memory. It provides high-speed communication between host and FPGA via a PCIe*8 generation 3 bus which makes the system suitable for high-performance computing and low-latency networking projects. The ProcV system is supported by Gidel’s ProcWizard software and IPs. The Altera Stratix V FPGA on board provides high capacity and high speed for many designs and contains 234K ALMs and 52M memory bits.

Table 1: Resource Utilization

<table>
<thead>
<tr>
<th>Module</th>
<th>ALMs</th>
<th>M20Ks</th>
<th>1 bit Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>One AND</td>
<td>3,070</td>
<td>0</td>
<td>3,750</td>
</tr>
<tr>
<td>One XOR</td>
<td>40</td>
<td>0</td>
<td>81</td>
</tr>
<tr>
<td>BRAM</td>
<td>0</td>
<td>1,060</td>
<td>0</td>
</tr>
<tr>
<td>FIFO</td>
<td>510</td>
<td>280</td>
<td>404</td>
</tr>
<tr>
<td>Whole</td>
<td>176,893/234,720</td>
<td>1,340/2,560</td>
<td>215,308</td>
</tr>
</tbody>
</table>

Table 3 compares clock cycles for our FPGA design and ObliVM software. The FPGA implementation requires about 10^4 times fewer clock cycles than ObliVM, and demonstrates the advantage of implementing garbling using FPGAs. The PCIe generation 3 is a serial computer bus standard which has been available since 2010. It doubles the data rate compared with generation 2 with 8 Giga transfers per second (GT/s) per lane. The ProcV board, with 8 lanes, will provide about 7.88 Gb/s throughput. This high throughput benefits the data transfer between the host CPU and the Stratix FPGA on board. For garbled circuits the amount of data to transfer is not high, but having high speed interconnect ensures that communication between FPGA and host is not the bottleneck.

Table 1 shows the resource utilization for our system. For this system, the total logic utilization (in ALMs) is about 75% of those available. The BRAM can hold 2^21 words, where a word is a garbled value. Any garbled circuit problem with fewer than 2^21 wire IDs can fit in our system.

We use ObliVM [22] to generate the Boolean circuit representation fed into the FPGA. We also use it to run our experiments to completion. We compare our results with ObliVM to validate our designs and also compare run times to show speed up. Our design is not fully working in hardware so the experimental results we provide are estimates based on the design tools and placed and routed circuits. The maximum frequency achievable for this overlay architecture is just over 200 MHz.

We compare the number of clock cycles for both ObliVM garbling a circuit and our approach. ObliVM is written in Java; we insert some C code which can precisely monitor the clock cycle count. We sum the clock cycle times for the XORs and ANDs to provide the computing time on both the FPGA and host CPU. Note that these operations are performed serially on the CPU, but in parallel on the FPGA. We do not include some of the setup time in ObliVM. A complete end-to-end test should show an even greater advantage for GC on FPGAs.

The problems that we garble are: Millionaire’s problem, addition, Hamming Distance (HD), multiplication and sorting. The size of these problems is shown in Table 2. For different problems we use different numbers of input bits. The millionaire’s problem uses 2 bits for each person; the adder is 6 bits wide. Sorting orders a sequence of inputs; in this example the inputs are ten four bit integers. In addition to explore scalability, we implement several different sizes of HD and multiplication. For HD, we show results for two 10, 16, 32 and 64 bit multipliers. Table 2 shows the number of AND and XOR gates for each of these problems, as well as the number of layers and maximum number of AND gates per layer.

Table 3 compares clock cycles for our FPGA design and ObliVM software. The FPGA implementation requires about 10^4 times fewer clock cycles than ObliVM, and demonstrates the advantage of implementing garbling using FPGAs.

---

**Figure 6: Garbled Circuit AND Gate Operation Sequence.** Reads and writes from BRAM are the bottleneck, since BRAM has one read and one write port. An AND gate can begin operation after its two (80 bit) inputs are read from BRAM. Each AND gate has 82 clock cycle latency. This diagram assumes there are no XOR gates. Latency for processing XOR gates is much shorter.

**FIFO.** The FIFO enables communication from the FPGA to the CPU; data is sent over the PCIe bus. The values transmitted include the ciphertexts for each AND gate and the keys of each gate’s (AND and XOR) output wires. The garble table values are written to the FIFO when each AND garbling completes. The FIFO is wide enough for this to take one clock cycle. This is done during the “reset” cycle shown in Fig. 6. At the completion of garbling the output wire values are also written to the FIFO.

**Workload Dispatcher.** The workload dispatcher is a state machine that receives input from the host, reads and writes the correct values from BRAM, and properly dispatches outputs and the garble table values. Specifically, the workload dispatcher implements the following steps:

1. Determine if next gate to be processed is an AND or XOR gate.
2. Read the inputs, and forward to the assigned gate (recall that AND gates are assigned by the host).
3. When a gate is finished computing, write the output of the garbled gate to the correct location in BRAM.
4. When an AND gate is finished computing, push the gate ID and garble table values to the FIFO for transmission to the host PC over the PCIe interface.
5. At the end of garbling, read the garbled output value(s) from the wire ID(s) provided by the CPU and push them to the FIFO for transmission to the CPU.
This research was supported by Google through a Faculty Research Award.
References


