

ECE 3626  
Integrated Circuit Fabrication Processes  
Winter 2002  
Final Exam  
Open Book, Open Notes

Name: \_\_\_\_\_

Student ID: \_\_\_\_\_

---

**Assigned: 03/07/2002**  
**Due: 03/14/2002 at 2:00 pm in Rm. 329 Dana**

---

**The following exam is open book and open notes. You may use any source of information that you find useful *except* consulting with other students, faculty, staff, or other experts.**

**At times, you may find that it is necessary to make approximations or assumptions. When you do, please indicate that an assumption was made and justify its use in writing.**

**If you need assistance, I will have Office Hours during the scheduled exam period:**

**8:30-11:30 am, Tuesday, March 12, 2002**

**You may also email questions to me at *hopwood@ece.neu.edu***

**Problem 1 (30 pts): Ion implantation**

Rather than the usual Gaussian profiles obtained by ion implantation, a certain process requires that a more uniform density of boron dopant be implanted throughout the p-type well region. The well region begins at the wafer surface and extends 0.5  $\mu\text{m}$  into the surface.

One method of obtaining a more uniform implant profile is by performing multiple ion implantations with varying dose and energy.

- a) Design a 3-step implant (and activation anneal) to achieve a nearly uniform doping level of  $10^{17} \text{ cm}^{-3}$  throughout the first 0.5  $\mu\text{m}$  of the surface. ( $E_i$  and  $\phi_i$ , for  $i=1, 2, 3$ )
- b) Describe the activation anneal needed for this implant process (time and temperature)
- c) Specify the mask material and thickness needed to protect underlying silicon from implantation ( $N_D=10^{14} \text{ cm}^{-3}$ )
- d) When completed, use tsuprem to confirm that your process is correct (Note: DO NOT use tsuprem to design the process by trial and error. You should develop the process analytically first, then simulate it.)


## Problem 2 (30 pts): Plasma deposition

Polysilicon is to be deposited at low temperature using plasma enhanced CVD. To prevent gas-phase nucleation of silicon particles due to heterogeneous reaction paths, the feed gas ( $\text{SiH}_4$ ) is greatly diluted with argon.

Flow of  $\text{SiH}_4 = 1 \text{ cm}^3/\text{minute}$  at STP

Flow of Ar =  $100 \text{ cm}^3/\text{minute}$  at STP

Use a simplified set of reactions for this problem consisting of dissociation of  $\text{SiH}_4$  and ionization of argon (note:  $T_e$  has units of eV).



The sticking coefficients for the silane-related molecules to both the chamber walls and the wafer surface are:

$$\gamma_{\text{SiH}_4} = 0.054 \exp(-0.86 \text{ eV} / kT)$$




$$\gamma_{\text{SiH}_3} = \gamma_{\text{SiH}_2} = 1$$

The plasma chamber consists of two parallel plates that are both energized by radio frequency power at 50 W each. Each plate has an area of  $250 \text{ cm}^2$  and the separation between plates is 8 cm. You may estimate that the sheath voltage is 100 volts. The chamber is constantly evacuated by a turbomolecular pump which maintains a pressure of  $7 \times 10^{-3}$  torr.

- Find the electron density and electron temperature within the plasma assuming that the presence of  $\text{SiH}_x$  ( $x=2-4$ ) is a negligible perturbation.
- Determine the time required to deposit a  $0.2 \text{ }\mu\text{m}$  thick film of polysilicon to be used as a MOSFET gate material (ignore any hydrogen that may be incorporated in the film). Recall  $n_{\text{Si}} = 5 \times 10^{22} \text{ cm}^{-3}$ .
- Explain the advantages and disadvantages of using plasma-enhanced CVD of polysilicon rather than conventional (thermal) low pressure CVD of polysilicon.

### Problem 3 (30 pts): Lithography

After polysilicon is deposited over the entire wafer as in problem 2, the gate electrodes must be patterned using photoresist. We would like  $0.3\ \mu\text{m}$  gates. The polysilicon resides atop both a  $10\ \text{nm}$  gate oxide and a  $1\ \mu\text{m}$  field oxide as shown below. Design a photolithography process that will pattern the polysilicon. You should specify the type of photoresist, an exposure wavelength for the light source, a numerical aperture for the projection printer, and a spatial coherence for the light source. (You may use the text *and/or* search the web for PR specifications.)



**Problem 4 (10 pts)**

Answer the following questions with a brief written paragraph:

a) Assuming that the photoresist in Problem 3 is 0.5  $\mu\text{m}$  thick, describe an etch process for removing the unwanted polysilicon from the wafer. You should include specifications such as the type of etch, the selectivities, the anisotropy,  $\lambda_i/s$ , etc.

b) Conventional interconnects consist of aluminum(Si/Cu) alloy wires and  $\text{SiO}_2$  insulation (i.e., interlayer dielectrics, ILDs). Read the articles on "Dual Damascene Copper" and "Low-k Dielectrics" that are posted on the course's webpage at

*<http://www.ece.neu.edu/edsnu/hopwood/ece3626.html>*

In one paragraph, describe the importance of the recent trend toward high-conductivity metals and low-permittivity dielectric interconnect materials.