# Electronics EECE2412 - Spring 2017 <br> Exam \#2 

Prof. Charles A. DiMarzio<br>Department of Electrical and Computer Engineering<br>Northeastern University

File:12198/exams/exam2
30 March 2017

Name: $\qquad$ :

## General Rules:

- You may make use of two sheets of notes, 8.5-by-11 inches, using both sides of the page.
- You may use a calculator. Sharing of calculators is not allowed.
- Present your work as clearly as possible. I give partial credit if I can figure out that you know what you are doing. I do not give credit for putting down everything you know and hoping I will find something correct in it.
- Each question has a vertical black bar providing space for your work and a line for numerical answers. Please write your answer to each question clearly. If it happens to be correct, I give you points quickly and move on to the next problem. Please show your work in the space provided, or on extra pages, clearly labeled with the problem number. If the answer is wrong, this will make it easy for me to find ways to give you partial credit.
- Avoid any appearance of academic dishonesty. Do not talk to other students during the exam. Keep phones, computers, and other electronic devices other than calculators secured and out of reach.


## 1 Short-Answer Questions (33\%)

The majority carriers in a PNP bipolar junction transistor are ...electrons $\quad \square$ holes

What does the emitter of a bipolar junction transistor emit?
$\square$ electrons $\quad \square$ holes $\square$ majority carriers
What is the usual goal in designing a common-collector amplifier?
$A_{V}=1$
$A_{V}=-1$ $\square$ $A_{i}=1$ $\square$ $A_{i}=-1$

High Power Gain
In the DC circuit analysis of a BJT amplifier, we ...short the capacitors and the AC voltage sources open the capacitors and the AC current sources
$\square$ open the capacitors and the AC voltage sources
A common-emitter amplifier normally has a very high input impedance:True $\square$ False

In active mode, the base-emitter junction is forward biased and the basecollector junction is reverse biased:
$\square$ True $\square$ False
In saturation mode, the base-collector junction is forward biased:
$\square$ True $\square$ False
It is possible to design a common-emitter amplifier with the DC input and output voltages both equal to zero.
$\square$ True $\square$ False
In an amplifier with a PNP transistor, the DC voltage on the collector is more positive than that on the emitter:
$\square$ True $\square$ False
A resistor-transistor logic (RTL) circuit produces a high output when the transistor is in

$\square$ active modecutoff

A resistor-transistor logic (RTL) circuit consumes power ...when the output is low
when the output is high
$\square$ only when in transition between states

## 2 BJT Characteristics and Bias (33\%)

Consider an NPN BJT with $\beta=200$ and $V_{A}=100 \mathrm{~V}$. The transistor can operate with $V_{C E}$ up to 20 V , and a maximum current of 30 mA .

### 2.1 Characteristic Curves

Draw the characteristic curves with six different, equally spaced base currents from zero to the value at which the maximum collector current is reached. Label the axes and the different curves.


### 2.2 DC Circuit

Now suppose we have a circuit such as the one shown below. The supply voltages are $V_{C C}=12 \mathrm{~V}$ and $V_{B B}=3 \mathrm{~V}$. Design the circuit to bias the transistor so that the operating point is $V_{C E}=V_{C C} / 2$ and $I_{C}=10 \mathrm{~mA}$. Specifically, choose $R_{C}$ and $R_{B}$.

$\mid$

$$
\begin{array}{ll}
R_{C}= & \text { Ohms } \\
R_{B}= & \text { Ohms. }
\end{array}
$$

### 2.3 Small-Signal Parameters

Determine $g_{m}, r_{\pi}$ and $r_{0}$ at the above DC operating point.


### 2.4 BJT Amplifier Circuit

Add a source and load resistor with coupling capacitors to make an amplifier circuit. Draw the actual circuit with the transistor symbol and all components shown.

Draw the AC circuit with the small-signal model of the transistor.
$\square$

Compute the open-circuit voltage gain for your circuit.

$$
A_{V}=\underline{\square} .
$$

## 3 BJT Logic (33\%)

Consider the NAND gate shown in the figure below.


### 3.1 A False and B True

Assume that input $V_{A}=0 \mathrm{~V}$ is "low enough" that the upper transistor is in cutoff and $V_{B}=5 \mathrm{~V}$ is "high enough" that the lower transistor is in saturation. Draw the DC circuit using the appropriate DC models for the transistors. Label the voltages and currents.
|| DC Circuit:

What is the output voltage? What is the ideal output voltage with both inputs true?
$V_{\text {out }}=$ $\qquad$ Volts.

Ideal Output $\qquad$ Volts.

### 3.2 A and B True

Repeat for the case that the inputs $V_{A}=5 \mathrm{~V}$ and $V_{B}=5 \mathrm{~V}$ are both "high enough" that the transistors are in saturation. Draw the DC circuit using the appropriate DC models for the transistors. Label the voltages and currents.
|| DC Circuit:

What is the output voltage? What is the ideal output voltage with both inputs true?
$V_{\text {out }}=$ $\qquad$ Volts.

Ideal Output $\qquad$ Volts.

### 3.3 High Input Limit

We want both inputs to be true as in Problem 3.2. What is the smallest value of $V_{A}$ that will produce a base current of $100 \mu \mathrm{~A}$ ? We'll assume that this is more than enough to ensure that the transistor is in saturation, and we'll call this limit $V_{I H}$.

$$
V_{I H}=
$$

$\qquad$

